

Figure- 12




Figure 4.15 Two-Way Set Associative Mapping Example

4. List the following values:

- For the **direct cache** example of Figure 4.10: **address length**, **number of addressable units**, **block size**, **number of blocks in main memory**, **number of lines in cache**, **size of tag**

4a. 4.10
tag 8 set 14 block 2
address length = 8+4+12=24
number of addressable unit = $s^2 \times 24$ bytes or words
block size = 2^2
number of blk = mm/block size = 2^{22}
num of line in cache = 2^{14}
size of tag = 8 bits

b.

- b. For the associative cache example of Figure 4.12: address length, number of addressable units, block size, number of blocks in main memory, number of lines in cache, size of tag tương tự câu a
- c. For the two-way set-associative cache example of Figure 4.15: address length, number of addressable units, block size, number of blocks in main memory, number of lines in set, number of sets, number of lines in cache, size of tag question says that "there are four 32 bits words which means one word is of 32 bit therefore for four words we will have 128 bits, so to represent this we need 7 bits na.!!"
5. Consider a 32-bit microprocessor that has an on-chip 16-KByte four-way set-associative cache. Assume that the cache has a line size of four 32-bit words. Draw a block diagram of this cache showing its organization and how the different address fields are used to determine a cache hit/miss. Where in the cache is the word from memory location ABCDE8F8 mapped? line size of four 32-bit words
line size = $4 \times 32 \text{ bit} = 16 \text{ bytes}$
 \Rightarrow số line = $2^{14} / 2^4 = 2^{10}$
số set = số line / 4 = 2^8
 \Rightarrow s = 8 bits
10101011110011011110 / 10001111 / 1000
block size = 4 bits
set size = 8 bits
tag size = 20 bits
6. Given the following specifications for an external cache memory: four-way set associative; line size of two 16-bit words; able to accommodate a total of 4K 32-bit words from main memory; used with a 16-bit processor that issues 24-bit addresses. Design the cache structure with all pertinent information and show how it interprets the processor's addresses.
7. The Intel 80486 has an on-chip, unified cache. It contains 8 KBytes and has a four-way set-associative organization and a block length of four 32-bit words. The cache is organized into 128 sets. There is a single "line valid bit" and three bits, B0, B1, and B2 (the "LRU" bits), per line. On a cache miss, the 80486 reads a 16-byte line from main memory in a bus memory read burst. Draw a simplified diagram of the cache and show how the different fields of the address are interpreted.
8. Consider a machine with a byte addressable main memory of 2^{16} bytes and block size of 8 bytes. Assume that a direct mapped cache consisting of 32 lines is used with this machine. block size = line size = 8 bytes = 2^3
set bit = line bit = 5 \Rightarrow a. tag bit = $16 - 3 - 5 = 8$ bit
- How is a 16-bit memory address divided into tag, line number, and byte number?
 - Into what line would bytes with each of the following addresses be stored?
 0001 0001 0001 1011 tag = 0001 0001, set = 0001 1, block offset = 011
 1100 0011 0011 0100
 1101 0000 0001 1101
 1010 1010 1010 1010
 - Suppose the byte with address 0001 1010 0001 1010 is stored in the cache. What are the addresses of the other bytes stored along with it?
 - How many total bytes of memory can be stored in the cache?
 - Why is the tag also stored in the cache?
9. A set-associative cache has a block size of four 16-bit words and a set size of 2. The cache can accommodate a total of 4096 words. The main memory size that is cacheable is 64K 32 bits. Design the cache structure and show how the processor's addresses are interpreted.
10. Consider a memory system that uses a 32-bit address to address at the byte level, plus a cache that uses a 64-byte line size.
- Assume a direct mapped cache with a tag field in the address of 20 bits. Show the address format and determine the following parameters: number of addressable units,

number of blocks in main memory, number of lines in cache, size of tag.

- b.** Assume an associative cache. Show the address format and determine the following parameters: number of addressable units, number of blocks in main memory, number of lines in cache, size of tag.
 - c.** Assume a four-way set-associative cache with a tag field in the address of 9 bits. Show the address format and determine the following parameters: number of addressable units, number of blocks in main memory, number of lines in set, number of sets in cache, number of lines in cache, size of tag.
- 11.** Consider a computer with the following characteristics: total of 1Mbyte of main memory; word size of 1 byte; block size of 16 bytes; and cache size of 64 Kbytes.
- a.** For the main memory addresses of F0010, 01234, and CABBE, give the corresponding tag, cache line address, and word offsets for a direct-mapped cache.
 - b.** Give any two main memory addresses with different tags that map to the same cache slot for a direct-mapped cache.
 - c.** For the main memory addresses of F0010 and CABBE, give the corresponding tag and offset values for a fully-associative cache.
 - d.** For the main memory addresses of F0010 and CABBE, give the corresponding tag, cache set, and offset values for a two-way set-associative cache.
- 12.**