

## **EXERCISE on MEMORY HIERARCHY (5 points)**

**(Ex. taken from ACA – Como exam held on 01/07/2013)**

Let us consider a computer with a L1 cache and L2 cache memory hierarchy with the following parameters: Processor Clock Frequency = **1 GHz** ; Hit Time  $L_1$  = 1 clock cycle ; Hit Rate  $L_1$  = 95% ; Hit Time  $L_2$  = 5 clock cycles ; Hit Rate  $L_2$  = 90% ; Miss Penalty  $L_2$  = 15 clock cycles ; Memory Accesses Per Instruction = 78% ; CPI exec = 3

1. How much is the Global Miss Rate for Last Level Cache?

**Miss Rate  $L_1 L_2$  =**

2. How much is the AMAT?

**AMAT =**

3. How much is the impact on CPU time of the L2 cache with respect to an IDEAL L2 cache?

**CPU<sub>time</sub> =**

**CPU<sub>time IDEAL L2</sub> =**

**CPU<sub>time</sub> / CPU<sub>time IDEAL L2</sub> =**

Let us assume to introduce an L3 cache with Hit time  $L_3$  = 8 clock cycles and Hit Rate  $L_3$  = 92%.

4. How much is the Global Miss Rate for Last Level Cache?

**Miss Rate  $L_1 L_2 L_3$  =**

Being L3 the Last Level Cache, we can assume that now Miss Penalty  $L_3$  = 15 clock cycles (as the previous case where the L2 cache was the LLC and Miss Penalty  $L_2$  was 15 clock cycles)

5. How much is Miss Penalty  $L_2$ ?

**Miss Penalty  $L_2$  =**

6. How much is Miss Penalty  $L_1$ ?

**Miss Penalty $L_1$  =**

7. How much is the AMAT?

**AMAT =**

## **EXERCISE on MEMORY HIERARCHY (5 points)**

**(Ex. taken from ACA – Como 12/09/2013)**

Let us consider a computer with a L1, L2 and L3 cache memory hierarchy with the following parameters: Processor Clock Frequency = **1 GHz** ;

Hit Time  $L_1$  = 1 clock cycle ; Hit Rate  $L_1$  = 95%;

Hit Time  $L_2$  = 4 clock cycles; Hit Rate  $L_2$  = 92% ;

Hit Time  $L_3$  = 8 clock cycles; Hit Rate  $L_3$  = 90% ; Miss Penalty  $L_3$  = 15 clock cycles;

1. How much is the Global Miss Rate for Last Level Cache?

**Miss Rate  $L_1 L_2 L_3$  =**

2. How much is Miss Penalty  $L_2$ ?

**Miss Penalty  $L_2$  =**

3. How much is Miss Penalty  $L_1$ ?

**Miss Penalty  $L_1$  =**

4. How much is the AMAT?

**AMAT =**

5. Given Memory Accesses Per Instruction = 78% ; CPI exec = 3, how much is the impact on CPU time of the L1 and L2 cache when considering an IDEAL L3 cache ?

**CPU<sub>time IDEAL L3</sub> =**

## **EXERCISE on MEMORY HIERARCHY (5 points)**

**(Ex. taken from HP book 5<sup>th</sup> Ed. on page B-31)**

Let us consider a computer with a L1 cache and L2 cache memory hierarchy. Suppose that in 1000 memory references there are 40 misses in L1 and 20 misses in L2.

1. What are the various miss rates?

**Miss Rate  $L_1$  =**

**Miss Rate  $L_2$  =**

**Global Miss Rate for Last Level Cache:**

**Miss Rate  $L_1 L_2$  =**

Assume the Hit Time  $L_1$  = 1 clock cycle ; Hit Time  $L_2$  = 10 clock cycles; Miss Penalty  $L_2$  = 200 clock cycles; Memory Accesses Per Instruction = 150%

2. How much is the AMAT?

**AMAT =**

3. How much is the average memory stall cycles per instruction?

**Avg. Memory Stalls per Instr. =**