Course on: "Advanced Computer Architectures"

Instruction Level Parallelism Part IV: Register Renaming



Prof. Cristina Silvano Politecnico di Milano cristina.silvano@polimi.it

Outline of Part IV

Tomasulo: Implicit Register Renaming

Scoreboard: Explicit Register Renaming

Tomasulo: Implicit Register Renaming

How can Tomasulo overlap iterations of loops?

- Register renaming provided by Reservation Stations
 (which buffer the operands of instructions) to eliminate
 WAR and WAW hazards
 - Multiple iterations use different physical destinations for registers (dynamic loop unrolling without changing the code)
 - Replace static register names from code with dynamic register "pointers"
 - Effectively increases the size of Register File
 - Permit instruction issue to advance past integer control flow operations.
- Crucial: integer unit must "get ahead" of floating point unit so that we can issue multiple iterations (by using branch prediction)


Tomasulo Loop Example: Code

Loop:	LD	FO	0	R1
	MULTD	F4	F0	F2
	SD	F4	0	R1
	SUBI	R1	R1	#8
	BNEZ	R1	Loo	p

5 instructions per iteration

- Assume multiply takes 4 clocks latency
- Assume first load takes 8 clocks (cache miss), second load takes 1 clock (hit)
- ➤ To be clear, will show only clocks for SUBI, BNEZ
- Assume branch predicted as taken

Loop Example



Rename Table


Instructi	on statu	s:				Exec	Write				
ITER	Instructi	ion	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2				Load2	No		
1	SD	F4	0	R1				Load3	No		
2	LD	F0	0	R1				Store1	No		
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	R1				Store3	No		
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	No						SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	
Register	result st	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
1	80	Fu	Load1								

Instructio	on statu	s:				Exec	Write				
ITER	Instructi	ion	j	\boldsymbol{k}	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	$\mathbf{F0}$	F2	2			Load2	No		
1	SD	F4	0	R1				Load3	No		
2	LD	F0	0	R1				Store1	No		
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	R1				Store3	No		
Reservat	ion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R (F 2)	Load1		SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	
Register	result st	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
2	80	Fu	Load1		Mult1						

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R 1	1			Load1	Yes	80	
1	MULTD	F4	$\mathbf{F0}$	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R1				Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	R1				Store3	No		
Reservat	tion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R 1
	Mult1	Yes	Multd		R (F2)	Load1		SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	•••	F30
3	80	Fu	Load1		Mult1						

Implicit renaming sets up "DataFlow" graph

What does this mean physically?



Instruction	on statu.	s:				Exec	Write	_			
ITER	Instructi	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	$\mathbf{F0}$	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R1				Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	R1				Store3	No		
Reservat	ion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	•••	F30
4	80	Fu	Load1		Mult1						

Dispatching SUBI Instruction

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	$\mathbf{F0}$	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R1				Store1	Yes	80	Mult1
2	MULTD	F4	$\mathbf{F0}$	F2				Store2	No		
2	SD	F4	0	R1				Store3	No		
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R (F 2)	Load1		SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
5	72	Fu	Load1		Mult1						

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	on	j	\boldsymbol{k}	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	$\mathbf{F0}$	F2	2			Load2	Yes	72	
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R1	6			Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	R1				Store3	No		
Reservat	ion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	•••	F30
6	72	Fu	Load2		Mult1						

Notice: F0 does not see Load1 from location 80 (WAW on F0 solved!)


Instructi	on statu.	s:				Exec	Write				
ITER	Instructi	on	j	\boldsymbol{k}	Issue	Compl	Result		Busy	Addr	Fu
1	LD	F0	0	R 1	1			Load1	Yes	80	
1	MULTD	F4	$\mathbf{F0}$	F2	2			Load2	Yes	72	
1	SD	F4	0	R 1	3			Load3	No		
2	LD	F0	0	R1	6			Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	No		
2	SD	F4	0	R1				Store3	No		
Reservat	ion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R 1
	Mult1	Yes	Multd		R (F2)	Load1		SUBI	R1	R1	#8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ	R1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	•••	F30
7	72	Fu	Load2		Mult2						

Register File completely detached from iteration 1 (WAW on F0 and WAW on F4 solved!)

Instruction	on statu.	s:				Exec	Write				
ITER	Instructi	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	$\mathbf{F0}$	F2	2			Load2	Yes	72	
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R1	6			Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	ion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R 1
	Mult1	Yes	Multd		R (F2)	Load1		SUBI	R1	R1	#8
	Mult2	Yes	Multd		R (F 2)	Load2		BNEZ	R1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
8	72	Fu	Load2		Mult2						

First and second iteration completely overlapped

What does this mean physically?



Instructi	on statu.	s:				Exec	Write				
ITER	Instructi	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R 1	1	9		Load1	Yes	80	
1	MULTD	F4	$\mathbf{F0}$	F2	2			Load2	Yes	72	
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R1	6			Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	ion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R 1
	Mult1	Yes	Multd		R (F 2)	Load1		SUBI	R1	R1	#8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ	R1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	•••	F30
9	72	Fu	Load2		Mult2	1					

Load1 completing (after 8 cycles due to cache miss): who is waiting? Note: Dispatching SUBI

Instructi	on statu.	s:				Exec	: Write				
ITER	Instructi	on	j	k	Issue	Com	pResult		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R1	6	10		Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	ion Stati	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
4	Mult1	Yes	Mult	M[80]	R (F2)			SUBI	R1	R1	#8
	Mult2	Yes	Multd		R(F2)	Load	2	BNEZ	R1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	F4	<i>F</i> 6	F8	F10	F12	•••	F30
10	64	Fu	Load2		Mult2						

Load 1 writing result M[80] in CDB for Mult1 to execute Load2 completing (after 1 cycle due to cache hit): who is waiting? Note: Dispatching BNEZ

Instructi	on status	5:				Ехес	: Write				
ITER	Instructi	on	j	k	Issue (Com	pResult		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	$\mathbf{F0}$	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	ion Stati	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
3	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8
4	Mult2	Yes	Mult	M[72]	R(F2)			BNEZ	R1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
11	64	Fu	Load3)	Mult2						

Load 2 writing result M[72] in CDB for Mult2 Next load in third iteration issued at C11 in Load3

Instructi	on statu.	s:				Ехес	Write				
ITER	Instructi	on	j	k	Issue	Сотр	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	ion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
2	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8
3	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop	
Register	result st	atus									
Clock	R1		<i>F0</i>	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
12	64	Fu	Load3		Mult2						

Why not issue third multiply?

ITER	Instruction	on	j	k	Issue	Comp	Result	•	Busy	Addr	Fu
1	LD	$\mathbf{F0}$	0	R1	1	9	10	Load1	No		
1	MULTD	F4	$\mathbf{F0}$	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	ion Statio	ons:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
1	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8
2	Mult2	Yes	Multd	M [72]	R(F2)			BNEZ	R1	Loop	
Register result status											
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	•••	F30
13	64	Fu	M [64]		Mult2						

ITER	Instruction	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	$\mathbf{F0}$	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14		Load2	No		
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	ion Stati	ons:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
0	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8
1	Mult2	Yes	Multd	M [72]	R(F2)			BNEZ	R1	Loop	
Register result status											
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
14	64	Fu	M [64]		Mult2						

Mult1 completing (started at C10 with latency 4). Who is waiting?

ITER	Instruction	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	$\mathbf{F0}$	0	R1	1	9	10	Load1	No		
1	MULTD	F4	$\mathbf{F0}$	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R 1	6	10	11	Store1	Yes	80	M [80]*F2
2	MULTD	F4	F0	F2	7	15		Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	ion Statio	ons:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
4	Mult1	Yes	Multd	M [64]	R(F2)			SUBI	R1	R1	#8
0	Mult2	Yes	Multd	M [72]	R(F2)			BNEZ	R1	Loop	
Register	result sto	atus									
Clock	R1		FO	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
15	64	Fu	M[64]		Mult1						

Mult1 writing result (M[80]*F2) in CDB for Store Buffer 1 Mult2 completing (started at C11 with latency 4). Who is waiting? Third Multiply issued in Mult1

Instructio	on status	:				Ехес	Write				
ITER	Instruction	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	$\mathbf{F0}$	0	R1	1	9	10	Load1	No		
1	MULTD	F4	$\mathbf{F0}$	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3	16		Load3	No		
2	LD	F ₀	0	R1	6	10	11	Store1	Yes	80	M[80]*F2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72	M[72]*F2
2	SD	F4	0	R1	8			Store3	Yes	64	Mult1
Reservat	ion Stati	ons:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
3	Mult1	Yes	Multd	M [64]	R(F2)			SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	
Register	result sta	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	•••	F30
16	64	Fu	M [64]		Mult1						

ITER	Instruction	on	j	k	Issue	Comp	o Result		Busy	Addr	Fu
1	LD	$\mathbf{F0}$	0	R1	1	9	10	Load1	No		
1	MULTD	F4	$\mathbf{F0}$	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3	16	$\bigcirc 17$	Load3	No		
2	LD	F0	0	R 1	6	10	11	Store1	No		
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72	M[72]*F2
2	SD	F4	0	R1	8	17		Store3	Yes	64	Mult1
Reservat	ion Statio	ons:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
2	Mult1	Yes	Multd	M [64]	R(F2)			SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	
Register	Register result status										
Clock	R1		<i>F0</i>	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
17	64	Fu	M[64]		Mult1						

ITER	Instruction	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	$\mathbf{F0}$	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3	16	17	Load3	No		
2	LD	F0	0	R1	6	10	11	Store1	No		
2	MULTD	F4	F0	F2	7	15	16	Store2	No		
2	SD	F4	0	R1	8	17	18	Store3	Yes	64	Mult1
Reservat	ion Statio	ons:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
1	Mult1	Yes	Multd	M [64]	R(F2)			SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	
Register	result sto	atus									
Clock	R1		FO	<i>F</i> 2	<i>F4</i>	<i>F</i> 6	F8	F10	F12	•••	F30
18	64	Fu	M[64]		Mult1						

Compiler Transformation + Register Renaming

Compiler Transformation + Register Renaming

- To avoid WAR and WAW hazards:
- Tomasulo provided Implicit Register Renaming
 - Register Renaming provided by Reservation Stations
- Now we introduce:
 - Compiler transformation called Loop Unrolling combined with Register Renaming by using more registers specified in the ISA

Unrolled Loop (unrolling factor 4) + Reg. Renaming

```
1 Loop:LD
             F0,0(R1)
2
      MULTD
            F4,F0,F2
3
      SD
            F4, 0(R1)
4
      LD
            F6,-8(R1)
5
      MULTD F8, F6, F2
      SD
6
            F8, -8(R1)
7
            F10,-16(R1)
       LD
8
      MULTD F12,F10,F2
9
      SD
            F12, -16(R1)
10
      LD F14,-24(R1)
11
      MULTD F16,F14,F2
12
      SD
            F16,-24(R1)
13
      SUBI
            R1,R1,#32
14
      BNEZ
             R1,LOOP
```

14 instruction per 4 iterations => 3.5 instructions per iteration Used more registers in the unrolled loop code!

Unrolled Loop (unrolling factor 4) + Reg. Renaming + Code Rescheduling to minimize RAW stalls

```
1 Loop:LD
             F0,0(R1)
2
      LD
             F6, -8(R1)
3
      LD
             F10,-16(R1)
4
      LD
             F14,-24(R1)
5
      MULTD F4,F0,F2
6
      MULTD F8, F6, F2
7
      MULTD F12,F10,F2
8
      MULTD F16,F14,F2
9
      SD
             F4, 0(R1)
10
            F8, -8(R1)
      SD
11
      SD
            F12,-16(R1)
12
            R1,R1,#32
      SUBI
13
      BNEZ
             R1,LOOP
14
      SD F16, 8(R1),F16 # branch delay slot 8-32=-2
```

Explicit Register Renaming

Explicit Register Renaming

- Now we introduce Explicit Register Renaming:
 - By using physical register file that is larger than number of registers specified by the ISA
- Key insight: Allocate a new physical destination register for every instruction that writes a result
- Physical Registers are not exposed to the compiler because not specified by the ISA
 - Very similar to a compiler transformation called Static Single Assignment (SSA) form — but in hardware!
 - Removes all chances of WAR or WAW hazards
 - Like Tomasulo, good for allowing out-of-order completion
 - Like hardware-based dynamic compilation?

Explicit register renaming (MIPS R10000 Style)

Rename Table

P₀ R₀ 32bit R1 **P3 RF R31**

FΡ	
RF	

F0	64bit	P30
F2		
•••		
F 30		

- Physical Register File larger than **ISA** Register File
- On issue, each instruction that writes a result is allocated new physical register from Freelist
- When a physical register P0 is "dead" (or not "live"), we free up

PRF


P0	32bit
P1	
P2	
Р3	
•••	
P61	
P62	

Freelist



Explicit Register Renaming

- Mechanism? Keep a translation table:
 - ISA register ⇒ physical register mapping
 - When register written, replace entry with new register from freelist.
 - Physical register becomes free when not used by any active instructions



Advantages of Explicit Renaming

- Decouples the concept of *renaming* from *scheduling*:
 - Pipeline can be exactly like "standard" MIPS pipeline (perhaps with multiple operations issued per cycle)
 - Or, pipeline could be with dynamic scheduling: Tomasulo-like or Scoreboard, etc.
 - Standard forwarding or bypassing could be used
- Allows data to be fetched from single register file
 - No need to bypass values from reorder buffer
 - This can be important for balancing pipeline
- Many processors use a variant of this technique:
 - R10000, Alpha 21264, HP PA8000


Interrupts and register renaming

- Another way to get precise interrupt points:
 - All that needs to be "undone" for precise break point is to undo the table mappings
 - Provides an interesting mix between reorder buffer and future file
 - Results are written immediately back to register file
 - Registers names are "freed" in program order (by ROB)

Explicit Renaming Support

- Rapid access to a table of translation
- A physical register file that has more registers than specified by the ISA
- Ability to figure out which physical registers are free by a freelist
 - No free registers ⇒ stall on issue
- Thus, register renaming doesn't require reservation stations. However:
 - Many modern architectures use explicit register renaming + Tomasulo-like reservation stations to control execution.
- Two Questions:
 - How do we manage the "free list"?
 - How does Explicit Register Renaming mix with Precise Interrupts?

Question: Can we use explicit register renaming with Scoreboard?



Stages of Scoreboard Control with Explicit Register Renaming

- Issue Decode instructions & Check for structural hazards & Allocate new physical register for result
 - Instructions issued in program order (for hazard checking)
 - Don't issue if no free physical registers
 - Don't issue if structural hazard
- Read operands Wait until no RAW hazards, then read operands
 - All real dependencies (RAW hazards) solved in this stage, since we wait for instructions to write back data.
- Execution Operate on operands
 - The functional unit begins execution upon receiving operands.
 When the result is ready, it notifies the scoreboard
- Write result Finish execution
- Note: No checks for WAR or WAW hazards!

Renamed Scoreboard Example

```
Instruction status:
                           Read Exec Write
               j k Issue Oper Comp Result
   Instruction
              34+ R2
   LD
          F6
              45+ R3
   LD
          F2
   MULTD
              F2 F4
          F0
   SUBD
              F6
                 F2
   DIVD
          F10
              F0
                 F6
          F6 F8 F2
   ADDD
```

Functional unit status:

								J	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								
Mult1	No								
Add	No								
Divide	No								

S1

dest

*S*2


FU FU Fi?

Register Rename and Result

Initialized Rename Table

Instruction status: Read Exec Write Oper Comp Result Instruction Issue LD 34+ R2 F6 45+ R3 LD F2 МИЛТО F0 F2 F4 **SUBD** F8 F6 F2 DIVD F10 F0 F6 **ADDD** F8 F6 F2

Functional unit status:



Register Rename and Result

Clock									F30
1	FU	P0	P2	P4	P32	P8	P10	P12	P30

Each instruction allocates free register for result

Instruction status: Read Exec Write Instruction j k Issue Oper Comp Result F6 34+ R2 1 LD LD F2 45+ R3 2 MULTD F0 F2 F4 SUBD F8 F6 F2 DIVD F10 F0 F6 ADDD F6 F8 F2

Functional unit status:

l uni	t status:	•		dest	<i>S1</i>	<i>S2</i>	FU	FU	Fj?	Fk?
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Int1	Yes	Load	P32		R2				Yes
	Int2	Yes	Load	P34		R3				Yes
	Mult1	No								
	Add	No								
	Divide	No								

Register Rename and Result_____

Clock									F30
2	FU	P0	P34	P4	P32	P8	P10	P12	P30

Instruction status: Read Exec Write j k Issue Oper Comp Result Instruction LD 34+ R2 F6 LD F2 45+ R3 MULTD F0 F2 F4 SUBD F8 F6 F2 DIVD F10 F0 F6 ADDD F6 F8 F2

Functional unit status:

	· stettts.				~ -	~ -			- j ·	1
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Int1	Yes	Load	P32		R2				Yes
	Int2	Yes	Load	P34		R3				Yes
	Mult1	Yes	Multd	P36	P34	P4	Int2		No	Yes
	Add	No								
	Divide	No								

S2 FU FU Fi?


Register Rename and Result

 Clock
 F0
 F2
 F4
 F6
 F8
 F10
 F12
 ...
 F30


 3
 FU
 P36
 P34
 P4
 P32
 P8
 P10
 P12
 P30

dest S1

Fk?



Functional unit status:



Clock					F6				F30
4	FU	P36	P34	P4	P32	P38	P10	P12	P30

Instruction	n sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	2	3	4	5
MULTD	F0	F2	F4	3			
SUBD	F8	F6	F2	4			
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2				

Functional unit status:

ı uriii	siaius.			aest	SI	32	FU	FU	FJ?	FK!
Time N	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
I	nt1	No								
I	nt2	No								
N	Mult1	Yes	Multd	P36	P34	P4			Yes	Yes
A	Add	Yes	Sub	P38	P32	P34			Yes	Yes
Ι	Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

Register Rename and Result

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 FU P36 P34 P4 P32 P38 P40 P12 P30

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	2	3	4	5
MULTD	F0	F2	F4	3	6		
SUBD	F8	F6	F2	4	6		
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2				

Functional unit status:

l unit status:			dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								
10 Mult1	Yes	Multd	P36	P34	P4			Yes	Yes
2 Add	Yes	Sub	P38	P32	P34			Yes	Yes
Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
6	FU	P36	P34	P4	P32	P38	P40	P12		P30

Instruction	ı sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	2	3	4	5
MULTD	F0	F2	F4	3	6		
SUBD	F8	F6	F2	4	6		
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2				

Functional unit status:

l unit status:			dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								
9 Mult1	Yes	Multd	P36	P34	P4			Yes	Yes
1 Add	Yes	Sub	P38	P32	P34			Yes	Yes
Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	• • •	F30
7	FU	P36	P34	P4	P32	P38	P40	P12		P30

Instruction	ı sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	2	3	4	5
MULTD	F0	F2	F4	3	6		
SUBD	F8	F6	F2	4	6	8	
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2				

Functional unit status:


l unit status:	•		dest	<i>S1</i>	<i>S2</i>	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								
8 Mult1	Yes	Multd	P36	P34	P4			Yes	Yes
0 Add	Yes	Sub	P38	P32	P34			Yes	Yes
Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

Register Rename and Result

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	• • •	F30
8	FU	P36	P34	P4	P32	P38	P40	P12		P30

Instruction	n sta	tus:			Read	Exec	Write					
Instruction	n	j	k	Issue	Oper	Comp	Resul	<u>t</u>				
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	2	3	4	5					
MULTD	F0	F2	F4	3	6							
SUBD	F8	F6	F2	4	6	8	9	>				
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2									
Functiona	1	i	~4·			14	C 1	C2	EU	EU	E: 9	F1-9
Functiona				_		dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
	Time	Nan	<i>ie</i>	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Int1		No								
		Int2		No								
	7	Mul	t1	Yes	Multd	P36	P34	P4			Yes	Yes
		Add		No								
		Divi	de	Yes	Divd	P40	P36	P32	Mult1		No	Yes
Register R	enai	me c	and.	Result	t							
Clock				F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
9			FU	P36	P34	P4	P32	P38	P40	P12		P30

Instruction	n sta	tus:			Read	Exec	Write
Instruction	n	j	\boldsymbol{k}	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	2	3	4	5
MULTD	F0	F2	F4	3	6		
SUBD	F8	F6	F2	4	6	8	9
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	10			



1 TOTTIC	Dusy	-	1 <i>v</i>	<u> </u>	1 10	<u> </u>	<u></u>	- <i>Y</i>	1170
Int1	No				- \	AD III			
Int2	No				\ w	AK H	izara	gone!	
Mult1	Yes	Multd	P36	P34	14			Yes	Yes
Add	Yes	Addd	P42	P38	P34			Yes	Yes
Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes
	Int1 Int2 5 Mult1 Add	Int1 No Int2 No 6 Mult1 Yes Add Yes	Int1 No Int2 No 6 Mult1 Yes Multd Add Yes Addd	Int1 No Int2 No 6 Mult1 Yes Multd P36 Add Yes Addd P42	Int1 No Int2 No 6 Mult1 Yes Multd P36 P34 Add Yes Addd P42 P38	Int1 No W Int2 No W 5 Mult1 Yes Multd P36 P34 14 Add Yes Addd P42 P38 P34	Int1 No No No No Mult1 Yes Multd P36 P34 14 Add Yes Addd P42 P38 P34	Int1 No No WAR Hazard No No Hultd P36 P34 4 Add Yes Addd P42 P38 P34	Int1 No No No No No Add P42 P38 P34 Yes

Fk?

Rk

Register Rename and Result

Notice that P32 (still alive) not listed in Rename Table Must not be reallocated by accident!

FU

11

Ins	struction	ı sta	tus:			Read	Exec	Write					
	Instruction	n	j	\boldsymbol{k}	Issue	Oper	Comp	Result					
	LD	F6	34+	R2	1	2	3	4					
	LD	F2	45+	R3	2	3	4	5					
	MULTD	F0	F2	F4	3	6							
	SUBD	F8	F6	F2	4	6	8	9					
	DIVD	F10	F0	F6	5								
	ADDD	F6	F8	F2	10	11							
Fu	nctiona	l uni	it sta	atus	<i>:</i>		dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
		Time	Nan	<i>ie</i>	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
			Int1		No								
			Int2		No								
		5	Mul	t1	Yes	Multd	P36	P34	P4			Yes	Yes
		2	2 Add		Yes	Addd	P42	P38	P34			Yes	Yes
			Divi	de	Yes	Divd	P40	P36	P32	Mult1		No	Yes
Re	Register Rename and			Result	(
	Clock				_F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	• • •	F30

P36 P34 P4 P42 P38 P40

P30

P12

Instruction	n sta	tus:			Read	Exec	Write					
Instruction	n	j	k	Issue	Oper	Comp	Result					
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	2	3	4	5					
MULTD	F0	F2	F4	3	6							
SUBD	F8	F6	F2	4	6	8	9					
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	10	11							
	•											
Functiona	l uni	it sto	atus	:		dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
	Time	Nan	ıe	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Int1		No								
		Int2		No								
	4	4 Mul	t1	Yes	Multd	P36	P34	P4			Yes	Yes
	1	l Add		Yes	Addd	P42	P38	P34			Yes	Yes
		Divi	de	Yes	Divd	P40	P36	P32	Mult1		No	Yes
Register R	enai	me c	and.	Result	t.							
Clock				F0	<i>F</i> 2	F4	<i>F6</i>	F8	F10	<i>F12</i>	• • •	F30
12			FU	P36	P34	P4	P42	P38	P40	P12		P30

Instruction	n sta	tus:			Read	Exec	Write					
Instruction	n	j	\boldsymbol{k}	Issue	Oper	Comp	Result					
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	2	3	4	5					
MULTD	F0	F2	F4	3	6							
SUBD	F8	F6	F2	4	6	8	9					
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	10	11	13						
_												
Functiona	l uni	it sto	atus	:		dest	SI	<i>S2</i>	FU	FU	Fj?	Fk?
	Time	Nan	<i>ie</i>	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Int1		No								
		Int2		No								
	3	3 Mul	t1	Yes	Multd	P36	P34	P4			Yes	Yes
	() Add		Yes	Addd	P42	P38	P34			Yes	Yes
		Divi	de	Yes	Divd	P40	P36	P32	Mult1		No	Yes
Register R	enai	me c	and.	Result	t.							
Clock				F0	F2	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
13			FU	P36	P34	P4	P42	P38	P40	P12		P30

Inst	truction	sta	tus:			Read	Exec	Write
]	nstruction	ı	j	k	Issue	Oper	Comp	Result
]	LD	F6	34+	R2	1	2	3	4
J	LD	F2	45+	R3	2	3	4	5
1	MULTD	F0	F2	F4	3	6		
5	SUBD	F8	F6	F2	4	6	8	9
]	OIVD	F10	F0	F6	5			
1	ADDD	F6	F8	F2	10	11	13	14

Functional unit status:

unit status:	•		dest	SI	<i>S2</i>	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								
2 Mult1	Yes	Multd	P36	P34	P4			Yes	Yes
Add	No								
Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

Register Rename and Result

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	• • •	F30
14	FU	P36	P34	P4	P42	P38	P40	P12		P30

Instructio	n sta	tus:			Read	Exec	Write					
Instruction	n	j	k	Issue	Oper	Comp	Result					
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	2	3	4	5					
MULTD	F0	F2	F4	3	6							
SUBD	F8	F6	F2	4	6	8	9					
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	10	11	13	14					
Functiona	al uni	it sto	atus	•		dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
	Time	Nan	ıe	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Int1		No								
		Int2		No								
	1	Mul	t1	Yes	Multd	P36	P34	P4			Yes	Yes
		Add		No								
		Divi	de	Yes	Divd	P40	P36	P32	Mult1		No	Yes

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	• • •	F30
15	FU	P36	P34	P4	P42	P38	P40	P12		P30

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	2	3	4	5
MULTD	F0	F2	F4	3	6	16	
SUBD	F8	F6	F2	4	6	8	9
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	10	11	13	14

Functional unit status:

al unit status:			dest	SI	<i>S</i> 2	FU	FU	Fj?	Fk?	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Int1	No									
Int2	No									
0 Mult1	Yes	Multd	P36	P34	P4			Yes	Yes	
Add	No									
Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes	

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
16	FU	P36	P34	P4	P42	P38	P40	P12		P30

Instruction	ı sta	tus:			Read	Exec	Write
Instruction	n	j	\boldsymbol{k}	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	2	3	4	5
MULTD	F0	F2	F4	3	6	16	$\bigcirc 17$
SUBD	F8	F6	F2	4	6	8	9
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	10	11	13	14

Functional unit status:

l unit status:	•		dest	SI	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								
Mult1	No								
Add	No								
Divide	Yes	Divd	P40	P36	P32	Mult1		Yes	Yes

Register Rename and Result

Clock								F30
17	FU P36	P34	P4	P42	P38	P40	P12	P30

Instruction	n sta	tus:			Read	Exec	Write					
Instructio	n	j	\boldsymbol{k}	Issue	Oper	Comp	Result					
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	2	3	4	5					
MULTD	F0	F2	F4	3	6	16	17					
SUBD	F8	F6	F2	4	6	8	9					
DIVD	F10	F0	F6	5	18							
ADDD	F6	F8	F2	10	11	13	14					
-	•											
Functiona	l uni	it sto	atus	•		dest	<i>S1</i>	<i>S2</i>	FU	FU	Fj?	Fk?
	Time	Nan	ıe	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Int1		No								
		Int2		No								
		Mul	t1	No								
		Add		No								
	40) Divi	de	Yes	Divd	P40	P36	P32	Mult1		Yes	Yes
Register R	enai	me c	and.	Result	t.							
Clock				F0	F2	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
18			FU	P36	P34	P4	P42	P38	P40	P12		P30

```
Instruction status:
                Read Exec Write
  Instruction j k Issue Oper Comp Result
         F6 34+ R2
  LD
  LD
         F2 45+ R3
  MULTD F0 F2 F4
                             16
  SUBD
         F8 F6 F2
                              58
                                59
                         18
  DIVD
         F10 F0
               F6
  ADDD
       F6 F8 F2
                    10
                              13
                                   14
```

Functional unit status:

								J	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								
Mult1	No								
Add	No								
Divide	No								

S1

Register Rename and Result

Clock	I	<i>70</i>	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
59	FU	36	P34	P4	P42	P38	P40	P12		P30

dest

S2 FU FU Fi? Fk?

Explicit Renaming Support Includes:

- Rapid access to a table of translations
- A physical register file that has more registers than specified by the ISA
- Ability to figure out which physical registers are free
 - No free registers ⇒ stall on issue
- Thus, register renaming doesn't require reservation stations. However:
 - Many modern architectures use explicit register renaming + Tomasulo-like reservation stations to control execution.

Summary

- Explicit Renaming: more physical registers than ISA registers
 - Separates the concept of renaming from scheduling
 - Opens up lots of options for resolving RAW hazards
 - Rename table: tracks current association between ISA registers and physical registers
 - Potentially complicated rename table management
- Parallelism hard to get from real hardware