Course on: "Advanced Computer Architectures"

## Instruction Level Parallelism Part II - Scoreboard



Prof. Cristina Silvano Politecnico di Milano email: cristina.silvano@polimi.it

## **Basic Assumptions**

- We consider single-issue processors
- The Instruction Fetch stage might fetch either into an Instruction Register or into a queue of pending instructions
- Instructions are then issued from the IR or from the queue
- Execution stage may require multiple cycles, depending on the operation type.
- Memory stage might require multiple cycles access time due to data cache misses

## Key Idea: Dynamic Scheduling

- Problem: Hazards due to data dependences that cannot be solved by forwarding cause stalls of the pipeline: no new instructions are fetched nor issued even if they are not data dependent
- Solution: Allow data independent instructions behind a stall to proceed
  - HW rearranges dynamically the instruction execution to reduce stalls
- Enables out-of-order execution and completion (commit)
- First implemented in CDC 6600 (1963).

## Example

```
DIVD F0,F2,F4

ADDD F10,F0,F8 # RAW F0

SUBD F12,F8,F14
```

- RAW Hazard: ADDD stalls for F0 (waiting that DIVD commits).
- SUBD would stall even if not data dependent on anything in the pipeline without dynamic scheduling.
- BASIC IDEA: to enable SUBD to proceed (out-oforder execution)

## Dynamic Scheduling

#### Main advantages (PROs):

- Enables handling cases of dependence unknown at compile time
- Simplifies compiler
- Allows compiled code to run efficiently on a different pipeline (code portability)

#### Disadvantages (CONs):

- Significant increase in hardware complexity
- Increased power consumption
- Could generate imprecise exceptions

# Scoreboard Dynamic Scheduling Algorithm


#### Scoreboard basic scheme

- Out-of-order execution divides ID stage:
  - 1.Issue—Decode instructions, check for structural hazards
  - 2.Read operands (RR)—Wait until no data hazards, then read operands
- Instructions execute whenever not dependent on previous instructions and no hazards
- Scoreboard allows instructions to execute whenever 1 & 2 hold, not waiting for prior instructions

#### Scoreboard basic scheme

- We distinguish when an instruction begins execution and it completes execution: between the two times, the instruction is in execution.
- We assume the pipeline allows multiple instructions in execution at the same time ⇒ that requires multiple functional units, pipelined functional units or both.
- CDC 6600: In order issue, out of order execution, out of order completion (commit)
  - No forwarding!
  - Imprecise interrupt/exception model for now!

### Scoreboard Architecture



## Scoreboard Pipeline

- Scoreboard replaces ID, EX, WB stages with 4 stages
- ID stage split in two parts:
  - Issue (decode and check structural hazard)
  - Read Operands (wait until no data hazards)
- Scoreboard allows instructions without dependencies to execute
- In-order issue BUT out-of-order read-operands ⇒ out-of-order execution and completion
- All instructions pass through the issue stage in-order, but they can be stalled or bypass each other in the read operand stage and thus enter execution out-of-order and with different latencies, which implies out-of-order completion.

## Scoreboard Implications

- Out-of-order completion
  - ⇒ WAR and WAW hazards can occur
- Solutions for WAR:
  - Stall write back until registers have been read.
  - Read registers only during Read Operands stage.

## Scoreboard Implications

#### Solution for WAW:

- Detect hazard and stall issue of new instruction until the other instruction completes
- No register renaming
- Need to have multiple instructions in execution phase
  - → Multiple execution units or pipelined execution units
- Scoreboard keeps track of dependencies and state of operations

### Scoreboard Scheme

- Hazard detection and resolution is centralized in the scoreboard:
  - Every instruction goes through the Scoreboard, where a record of data dependences is constructed
  - The Scoreboard then determines when the instruction can read its operand and begin execution
  - If the scoreboard decides the instruction cannot execute immediately, it monitors every change and decides when the instruction can execute.
  - The scoreboard controls when the instruction can write its result into destination register

#### 1. Issue

Decode instruction and check for structural hazards & WAW hazards

## Instructions issued in program order (for hazard checking)

- If a functional unit for the instruction is free and no other active instruction has the same destination register (no WAW), the scoreboard issues the instruction to the functional unit and updates its internal data structure.
- If a structural hazard or a WAW hazard exists, then the instruction issue stalls, and no further instructions will issue until these hazards are cleared.

#### 2. Read Operands

Wait until no RAW hazards, then read operands. Check for structural hazards in reading RF.

- A source operand is available if:
  - No earlier issued active instruction will write it or
  - A functional unit is writing its value in a register
- When the source operands are available, the scoreboard tells the functional unit to proceed to read the operands from the registers and begin execution.
- RAW hazards are solved dynamically in this step => out-of-order reading of operands then instructions are sent into execution out-of-order.
- No forwarding of data in this model

#### 3. Execution

The functional unit begins execution upon receiving operands. When the result is ready, it notifies the scoreboard that it has completed execution.

- FUs are characterized by:
  - Variable latency (the effective time used to complete one operation).
  - Load/Store latency depends on data cache HIT/MISS


#### 4. Write result

Check for WAR hazards and finish execution

Once the scoreboard is aware that the functional unit has completed execution, the scoreboard checks for WAR hazards.

- If none, it writes results.
- If WAR, then it stalls the completing instruction.

## WAR/WAW Example



- The scoreboard would:
  - Stall SUBD in the WB stage, waiting for ADDD reads F0 and F8 and
  - Stall MULD in the issue stage until ADDD writes F6.
- Any WAR/WAW hazards can be solved through register renaming

### SCOREBOARD BASIC SCHEME

- IN-ORDER ISSUE
- OUT-OF-ORDER READ OPERANDS
- OUT-OF-ORDER EXECUTION
- OUT-OF-ORDER COMPLETION
- NO FORWARDING
- Control is centralized into the Scoreboard

### **SCOREBOARD STAGES**

#### ISSUE (IN-ORDER):

- Check for structural hazards
- Check for WAW hazards on destination ops

#### READ OPERANDS (OUT-OF-ORDER)

- Check for RAW hazards
- Check for structural hazards in reading RF

#### EXECUTION (OUT-OF-ORDER)

- Execution completion depends on latency of FUs
- Execution completion of LD/ST depends on cache hit/miss latencies)

#### WRITE RESULTS (OUT-OF-ORDER)

- Check for WAR hazards on destionation ops
- Check for structural hazards in writing RF

## **SCOREBOARD** optimisations

- Check for WAW postponed to WRITE stage instead of in ISSUE stage
- Forwarding

### Scoreboard Structure

#### Instruction status

#### 2. Functional Unit status

Indicates the state of the functional unit (FU):

Busy – Indicates whether the unit is busy or not

Op - The operation to perform in the unit (+,-, etc.)

Fi - Destination register

Fj, Fk – Source register numbers

Oj, Qk – Functional units producing source registers Fj, Fk

Rj, Rk – Flags indicating when Fj, Fk are ready.

Flags are set to NO after operands are read.

### Register result status.

Indicates which functional unit will write each register. Blank if no pending instructions will write that register.


## Scoreboard Example: Analysis of dependences and hazards

```
LD F6, 34(R2)
LD F2, 45(R3)
MULTD F0, F2, F4  # RAW F2
SUBD F8, F6, F2  # RAW F2,RAW F6
DIVD F10, F0, F6  # RAW F0,RAW F6
ADDD F6, F8, F2  # WAR F6,RAW F8,RAW F2
```


## Scoreboard Example

```
Instruction status:
                               Read Exec Write
                      k Issue Oper Comp Result
   Instruction
   LD
            F6
                 34+ R2
   LD
            F2
                45+ R3
   MULTD
            F0
                F2
                    F4
   SUBD
                F6
            F8
                    F2
   DIVD
            F10
                F<sub>0</sub>
                     F6
            F6
                 F8
                    F2
   ADDD
Functional unit status:
                                             S1
                                                    S2
                                                         FU
                                      dest
                                                                FU
                                                                      Fj?
                                                                            Fk?
                                       Fi
                                             Fi
                                                   Fk
                                                                Qk
                                                                      Ri
                                                                            Rk
                         Busy
                                                          Qj
            Time Name
                                Op
                 Integer
                           No
                 Mult1
                           No
                 Mult2
                           No
                 Add
                           No
                 Divide
                           No
Register result status:
   Clock
                                F2
                                       F4
                                             F6
                                                   F8
                                                         F10 F12
                                                                            F30
                          F0
                     FU
```


#### Instruction status: Read Exec Write Oper Comp Result Instruction Issue LD F6 34+ R2 45+ R3 F2 LD F2 F4 **MULTD** F<sub>0</sub> **SUBD** F8 F6 F2 **DIVD** F10 $\mathbf{F0}$ **F6** F8 **ADDD** F6 F2








Issue 2nd load?
Integer Pipeline Full – Cannot exec 2<sup>nd</sup> Load due to structural hazard on Integer Unit – Issue stalls



- Issue stalls
- Load execution complete in one clock cycle (data cache hit)




No


#### FUFj? Fk? $E_i$ $\mathbf{F}_{i}$ $\bigcap_{i}$ $\Omega l_{r}$ $\mathbf{\Gamma} l_r$ $oldsymbol{p_i}$ $Dl_r$ Time Name No Integer Mult1 No Mult2 No Add No

#### Register result status:

Divide



- Issue stalls
- Write F6



The second load is issued

#### Instruction status: Read Exec Write Oper Comp Result Instruction Issue LDF6 34 + R23 LD F2 45+ R3 6 **MULTD** F<sub>0</sub> F2 F4 **SUBD** F8 F6 F2 DIVD F10 $\mathbf{F0}$ **F6** F8 F2 **ADDD** F6 Functional unit status: S1 *S*2 FUFj? Fk? dest FUFiFiFkQj $R_i$ RkTime Name Busy OpQkD 2 $\mathbf{V}_{\mathbf{a}\mathbf{c}}$ E) Integer Mult1 Yes Mult F0 F2 F4 Integer No Yes Mult2 No Add No Divide No Register result status: Clock *F2* F4 F8 F10 F12 F30 F6 6 FUMult1 nteger

MULT is issued but has to wait for F2 from LOAD (RAW Hazard on F2)

#### Instruction status: Read Exec Write k Issue Oper Comp Result Instruction LDF6 34+ R2 2 4 LD F2 45+ R3 6 MULTD F0 F2 F4 F2 F6 SUBD F10 DIVD F0 **F6 ADDD** F6 F8 F2

Functional unit status:			dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	Yes	Load	F2		R3				Yes	
Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes	
Mult2	No									
Add	Yes	Sub	F8	F6	F2		Integer	Yes	No	
Divide	No									

Register result status	•								
Clock	F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
7 F	FU Mult1	Integer			Add				
	·							·	

- · Read multiply operands?
- Now SUBD can be issued to ADD Functional Unit (then SUBD has to wait for RAW F2 from load)

## Scoreboard Example: Cycle 8a (First half of clock cycle)

- 7	T		•		
	เทรา	ヘリスクナリ	On	stati	11 C ·
			$\omega \iota \iota$	Sicil	$\nu \nu o$ .

Instruction	l	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F0	<b>F6</b>	8			
ADDD	F6	F8	F2				

#### Functional unit status:

unu siaius.			uesi	$\mathcal{S}I$	32	$\Gamma U$	I'U	I'J:	I'K:
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	Yes	Load	F2		R3				No
Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes
Mult2	No								
Add	Yes	Sub	F8	F6	F2		Integer	Yes	No
Divide	Yes	Div	F10	F0	<b>F6</b>	Mult1		No	Yes

C1

FII

FII

Fi2

Fb2

#### Register result status:

Clock		F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
8	FU	Mult1	Integer			Add	Divide			

· DIVD is issued but there is another RAW hazard (F0) from MULTD -> DIVD has to wait for FO

# Scoreboard Example: Cycle 8b (Second half of clock cycle)

Instruction	stat	us:			Read	Exec	Write
Instruction	Ĺ	j	$\boldsymbol{k}$	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F <sub>0</sub>	<b>F6</b>	8			
ADDD	F6	F8	F2				

Functional unit status:			dest	SI	<i>S2</i>	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	Yes	Mult	F0	F2	F4			Yes	Yes
Mult2	No								
Add	Yes	Sub	F8	F6	F2			Yes	Yes
Divide	Yes	Div	F10	$\mathbf{F0}$	<b>F6</b>	Mult1		No	Yes

#### Register result status:

Clock		F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
8	FU	Mult1				Add	Divide			

 Load completes (Writes F2), and operands for MULT an SUBD are ready

Instruction	i stat	us:			Read	Exec	Write
Instruction	ì	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	<b>F4</b>	6	9		
SUBD	F8	F6	F2	7	9		
DIVD	F10	$\mathbf{F0}$	<b>F6</b>	8			

F8 F2

Time Name

#### Functional unit status:

F6

**ADDD** 

	1 11	<i>ne</i>	rume
			Integer
Note		10	Mult1
Remaining			Mult2
Remaining		2	Add
		V	Divide

		dest	SI	<i>S</i> 2	FU	FU	Fj?	Fk?
Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Sub	F8	F6	F2			Yes	Yes
Yes	Div	F10	$\mathbf{F0}$	<b>F6</b>	Mult1		No	Yes

#### Register result status:

Clock 9 

 F0
 F2
 F4
 F6
 F8
 F10
 F12
 ...
 F30

 Mult1
 Add
 Divide

- Read operands for MULTD & SUBD by multiple-port Register File
- · Issue ADDD? No for structural hazard on ADD Functional Unit
- MULTD and SUBD are sent in execution in parallel:
   Latency of 10 cycles for MULTD and 2 cycles for SUBD

FU

#### Instruction status:

Instruction		$\dot{J}$	k
LD	F6	34+	R2
LD	F2	45+	R3
MULTD	F0	F2	F4
SUBD	F8	F6	F2
DIVD	F10	F0	<b>F6</b>
ADDD	F6	F8	F2

	Read	Exec	Write
Issue	Oper	Comp	Result
1	2	3	4
5	6	7	8
6	9		
7	9		
8			

#### Functional unit status:

Time Name
Integer
9 Mult1
Mult2
1 Add
Divide

		dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
No								
Yes	Mult	F0	F2	<b>F4</b>			Yes	Yes
No								
Yes	Sub	F8	F6	F2			Yes	Yes
Yes	Div	F10	$\mathbf{F0}$	<b>F6</b>	Mult1		No	Yes

#### Register result status:

Clock 10

FU

F0	<i>F</i> 2	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
Mult1				Add	Divide			

Instruction	stat	us:			Read	Exec	Write
Instruction	L	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	
DIVD	F10	F0	<b>F6</b>	8			
ADDD	F6	F8	F2				

#### Functional unit status:

Time Name Integer 8 Mult1 Divide

		dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Sub	F8	F6	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

#### Register result status:

Clock 11

*F*2 F4 *F6* F8 F10 F12 *F30* F0FUMult1 Divide Add

SUBD ends execution

Instruction			Read	Exec	Write		
Instruction		j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	<b>F6</b>	8			
ADDD	F6	F8	F2				

-	•	•	
HIIII.	otional	111111	atatua.
- I'   M.Y.L.		. 14.71.1.1.	status:

Time Name
Integer
Mult1
Mult2
Add
Divide

		dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
No								
Yes	Div	F10	F0	F6	Mult1		No	Yes


### Register result status:

Clock 12 
 F0
 F2
 F4
 F6
 F8
 F10
 F12
 ...
 F30


 Mult1
 Divide

· SUBD writes result in F8

FU



#### Functional unit status:



#### Register result status:

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
13	FU	Mult1			Add		Divide			

- · ADDD can be issued
- · DIVD still waits for operand F0 from MULTD

Instruction			Read	Exec	Write		
Instruction		j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	<b>F6</b>	8			
ADDD	F6	F8	F2	13	14	)	

#### Functional unit status:

Time	Name
	Integer
5	Mult1
	Mult2
2	Add
	Divide

FU

		aest	SI	32	FU	FU	FJ?	FK!
Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	<b>F6</b>	Mult1		No	Yes

C1

### Register result status:

Clock 14 
 F0
 F2
 F4
 F6
 F8
 F10
 F12
 ...
 F30

 Mult1
 Add
 Divide

ADDD reads operands (out-of-order read operands: ADDD reads operands before DIVD)

T: 9

171-9

Instruction			Read	Exec	Write		
Instruction		j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	<b>F4</b>	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	<b>F6</b>	8			
ADDD	F6	F8	F2	13	14		

7	• .	
<b>Functional</b>	111111	ctatuc
runcuonai	unu	siains.

Name
Integer
Mult1
Mult2
Add
Divide

FU

		dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

Clock
15

	F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
r	Mult1			Add		Divide			

· ADDD starts execution

Instruction	stat	us:			Read	Exec	Write
Instruction		j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	<b>F6</b>	8			
ADDD	F6	F8	F2	13	14	16	

#### Functional unit status:

Integer
3 Mult1
Mult2
0 Add
Divide

•			dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	No								
	Yes	Mult	F0	F2	F4			Yes	Yes
	No								
	Yes	Add	F6	F8	F2			Yes	Yes
	Yes	Div	F10	$\mathbf{F0}$	F6	Mult1		No	Yes

### Register result status:

Clock 16

FU

F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
Mult1			Add		Divide			


· ADDD ends execution

Instructio	on stat	us:			Read	Exec	Write
Instructi	on	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTI	) F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	<b>F6</b>	8			
ADDD	F6	F8	F2	13	14	16	

## WAR F6 Hazard!

#### Functional unit status:

Time Name
Integer
2 Mult1
Mult2
Add
Divide



### Register result status:

- Why not write result of ADDD??? WAR must be detected before write result of ADDD in F6
- DIVD must first read F6 (before ADDD write F6), but DIVD cannot read operands until MULTD writes F0 (RAW on F0)

16

14

Instruction	i stat	us:			Read	Exec	Write
Instruction	l	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	<b>F6</b>	8			

<b>Functional</b>	unit	status.
Tuncuonai	unu	siains.

F6

Integer
Mult1
Mult2
Add
Divide

F8 F2

•			dest	SI	<i>S</i> 2	FU	FU	Fj?	Fk?
	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	No								
	Yes	Mult	F0	F2	F4			Yes	Yes
	No								
	Yes	Add	F6	F8	F2			Yes	Yes
	Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

Clock 18

**ADDD** 

FU [

FO	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
Mult1			Add		Divide			

Instruction	stat	us:			Read	Exec	Write
Instruction		j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	<b>F6</b>	8			
ADDD	F6	F8	F2	13	14	16	

#### Functional unit status:

Time Name Integer 0 Mult1 Mult2 Add Divide

FU

		dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

Clock 19

*F2* F0Mult1

F8 F10 F12 *F4 F6 F30* Divide Add

#### MULTD ends execution

In	struction	stat	us:			Read	Exec	Write					
	Instruction	1	j	k	Issue	Oper	Comp	Result					
	LD	F6	34+	R2	1	2	3	4					
	LD	F2	45+	R3	5	6	7	8					
	<b>MULTD</b>	F0	F2	F4	6	9	19	20					
	SUBD	F8	F6	F2	7	9	11	12					
	DIVD	F10	$\mathbf{F0}$	<b>F6</b>	8								
	ADDD	F6	F8	F2	13	14	16						
Functional unit status:  Time Name					Busy	Op	dest Fi	S1 Fj	S2 Fk	FU Qj	$FU \ Qk$	Fj? Rj	Fk? Rk
		1 ime				Op	1 · t	TJ	I'K	<u> </u>	Qκ	NJ	
			Integ	_	No No								
			Mul		No								
			Mul		No	A 1.1	EC	EO	EO			<b>3</b> 7	37
			Add		Yes	Add	F6	F8	F2			Yes	Yes
	Divide				Yes	Div	F10	<b>F0</b>	<b>F6</b>			Yes	Yes
Re	egister re	esult	stati	us:									
	Clock				FO	F2	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30

Add

**Divide** 

· MULTD writes in FO

**20** 

FU

Instruction	stat	us:			Read	Exec	Write
Instruction	-	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	<b>F6</b>	8	21		
ADDD	F6	F8	F2	13	14	16	

#### Functional unit status:

Time Name
Integer
Mult1
Mult2
Add
Divide

•			dest	<i>S1</i>	<i>S2</i>	FU	FU	Fj?	Fk?
	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	No								
	No								
	No								
	Yes	Add	F6	F8	F2			Yes	Yes
	Yes	Div	F10	F0	<b>F6</b>			Yes	Yes

### Register result status:

Clock 21

FU

FO	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
			Add		Divide			

- DIVD can read operands
- · WAR Hazard is now gone...

Instruction			Read	Exec	Write							
Instruction	l	j	$\boldsymbol{k}$	Issue	Oper	Comp	Result					
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTD	F0	<b>F2</b>	F4	6	9	19	20					
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	$\mathbf{F0}$	<b>F6</b>	8	21							
ADDD	F6	F8	F2	13	14	16	22					
Functional unit status:  Time Name				Busy	Ор	dest Fi	S1 Fj	S2 Fk	FU Qj	$FU \ Qk$	Fj? Rj	Fk? Rk
	1 inie			No	Op	Ι ι	1 )	IK	<u>QJ</u>	<u>Q</u> K	Nj	III
		Integ Mul		No								
		Mul		No								
Add				No								
	39	Divi		Yes	Div	F10	F0	F6			Yes	Yes
Register re	esult	stati	us:									
Clock				F0	<i>F</i> 2	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30

- · DIVD has read its operands in previous cycle
- · ADDD can now write the result in F6

FU

**22** 

**Divide** 

(skipping some cycles...)

In.	struction	ı stat	tus:			Read	Exec	Write					
	Instruction	l	j	k	Issue	Oper	Comp	Result					
	LD	F6	34+	R2	1	2	3	4					
	LD	F2	45+	R3	5	6	7	8					
	MULTD	F0	F2	F4	6	9	19	20					
	SUBD	F8	F6	F2	7	9	11	12					
	DIVD	F10	$\mathbf{F0}$	<b>F6</b>	8	21	61						
	ADDD	F6	F8	F2	13	14	16	22					
Functional unit status:						dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?	
	Time Name			Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer				No									
			Mul	t1	No								
			Mul	t2	No								
			Add		No								
		(	) Divi	de	Yes	Div	F10	F0	<b>F6</b>			Yes	Yes
Re	egister re	esult	stati	us:									
Clock			_F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	• • •	F30		

### · DIVD ends execution

FU

61

**Divide** 

```
Instruction status:
                                Read Exec Write
                         Issue Oper Comp Result
   Instruction
                      \boldsymbol{k}
                 34+ R2
                                  2
                                         3
   LD
            F6
                                               4
   ID
            F2
                 45+ R3
                                               8
   МИЛТО
                 F2 F4
            F0
                                  9
                                        19
                                               20
   SUBD
                 F6
                                  9
            F8
                    F2
                                        11
                                               12
   DIVD
            F10
                F0
                    F6
                                  21
                                        61
                                               62
                 F8
                                               22
   ADDD
            F6
                    F2
                            13
                                  14
                                        16
Functional unit status:
                                              SI
                                                     S2
                                                           FU
                                                                        Fj?
                                       dest
                                                                 FU
                                                                              Fk?
                                        Fi
                                                                        Ri
                                              Fi
                                                     Fk
                                                           Q_{j}
                                                                 Ok
                                                                               Rk
                          Busy
                                 Op
            Time Name
                 Integer
                           No
                 Mult1
                           No
                 Mult2
                           No
                 Add
                           No
                 Divide
                           No
```

### Register result status:

Clock *F2* F8 F10 F12 *F30* F0F4F6 **62** FU

DIVD writes in F10

## Review: Scoreboard Example: Cycle 62

```
Instruction status:
                                 Read Exec
                                             Write
                                Oper Comp Result
                          Issue
   Instruction
                       k
                 34+ R2
   LD
            F6
                                   2
                 45+ R3
   LD
            F2
                                   6
                 F2
                                         19
   MULTD
            F0
                     F4
                                                20
   SUBD
            F8
                     F2
                                   9
                                                12
                 F6
                                         11
                                  21
                                                62
   DIVD
            F10
                 \mathbf{F0}
                     F6
                                         61
   ADDD
                 F8
                     F2
                                   14
            F6
                                         16
Functional unit status:
                                        dest
                                               SI
                                                      S2
                                                            FU
                                                                         Fi?
                                                                               Fk?
                                                                   FU
                                         Fi
                                               Fi
                                                      Fk
                                                                          Ri
                          Busy
                                  Op
                                                            Q_{j}
                                                                   Qk
                                                                                Rk
            Time Name
                 Integer
                            No
                 Mult1
                            No
                 Mult2
                            No
                 Add
                            No
                 Divide
                            No
Register result status:
   Clock
                                                     F8 F10 F12
                           F0
                                  F2
                                                                               F30
                                        F4
                                               F6
      62
                      FU
```

· In-order issue; out-of-order execute & commit

## CDC 6600 Scoreboard

- Speedup of 2.5 w.r.t. no dynamic scheduling
- Speedup 1.7 by reorganizing instructions from compiler;
- BUT slow memory (no cache) limits benefit
- Limitations of 6600 scoreboard:
  - No forwarding hardware
  - Limited to instructions in basic block (small window)
  - Small number of functional units (structural hazards), especially integer/load store units
  - Do not issue on structural hazards
  - Wait for WAR hazards
  - Prevent WAW hazards

# Summary

- Instruction Level Parallelism (ILP) in SW or HW
- Loop level parallelism is easiest to see
- SW parallelism dependencies defined for program, hazards if HW cannot resolve
- SW dependencies/compiler sophistication determine if compiler can unroll loops
  - Memory dependencies hardest to determine
- HW exploiting ILP
  - Works when can't know dependence at run time
  - Code for one machine runs well on another
- Key idea of Scoreboard: Allow instructions behind stall to proceed (Decode ⇒ Issue Instruction & Read Operands)
  - Enables out-of-order execution => out-of-order completion
  - ID stage checked both structural and WAW hazards on destination operands.

#### References:

Chapter 2 of the text book: J. Hennessey, D. Patterson, "Computer Architecture: a quantitative approach" 4<sup>th</sup> Edition, Morgan-Kaufmann Publishers.