## EXERCISE on MEMORY HIERARCHY (5 points) (Ex. taken from ACA – Como exam held on 01/07/2013)

Let us consider a computer with a L1 cache and L2 cache memory hierarchy with the following parameters: Processor Clock Frequency =  $1 \, GHz$ ; Hit Time  $_{L1} = 1 \, \text{clock cycle}$ ; Hit Rate  $_{L1} = 95\%$ ; Hit Time  $_{L2} = 5 \, \text{clock cycles}$ ; Hit Rate  $_{L2} = 90\%$ ; Miss Penalty  $_{L2} = 15 \, \text{clock cycles}$ ; Memory Accesses Per Instruction = 78%; CPI exec = 3

1. How much is the Global Miss Rate for Last Level Cache?

Miss Rate  $_{L1\,L2}$  = Miss Rate $_{L1}$  x Miss Rate $_{L2}$  = 0.05 x 0.1 = 0.005  $\rightarrow$  0.5%

2. How much is the AMAT?

AMAT = Hit Time<sub>L1</sub> + Miss Rate<sub>L1</sub> x (Hit Time<sub>L2</sub> + Miss Rate<sub>L2</sub> x Miss Penalty<sub>L2</sub>) = 1 clock cycle + 0.05 x  $(5 + 0.1 \times 15)$  clock cycles = 1.325 clock cycles

3. How much is the impact on CPU time of the L2 cache with respect to an IDEAL L2 cache?

$$\begin{aligned} \text{CPU}_{\text{time}} &= \text{IC x (CPI}_{\text{exec}} + \text{MAPI x MR}_{\text{L1}} \text{ x HT}_{\text{L2}} + \text{MAPI x MR}_{\text{L1}L2} \text{ x MP}_{\text{L2}} \text{ ) x T}_{\text{CLK}} \\ &= \text{IC x (3 + 0.78 x 0.05 x 5 + 0.78 x 0.5 x 15) x T}_{\text{CLK}} = \text{IC x 9.045 x T}_{\text{CLK}} \end{aligned}$$

 $CPU_{time\ IDEAL\ L2} = IC\ x\ (CPI_{exec} + MAPI\ x\ MR_{L1}\ x\ HT_{L2}\ )\ x\ T_{CLK} = IC\ x\ (3+0.78\ x\ 0.05\ x\ 5)\ x\ T_{CLK} = IC\ x\ 3.195\ x\ T_{CLK}$ 

 $CPU_{time}/CPU_{time\ IDEAL\ L2} = 9.045 / 3.195 = 2.83 \text{ times slower}$ 

Let us assume to introduce an L3 cache with Hit time  $_{L3}$  = 8 clock cycles and Hit Rate  $_{L3}$  = 92%.

4. How much is the Global Miss Rate for Last Level Cache?

Miss Rate  $_{L1\,L2\,L3}$  = Miss Rate  $_{L1}$  x Miss Rate  $_{L2}$  x Miss Rate  $_{L3}$  = 0.05 x 0.1 x 0.08 = 0.0004  $\rightarrow$  0.04%

Being L3 the Last Level Cache, we can assume that now Miss Penalty  $_{L3}$  = 15 clock cycles (as the previous case where the L2 cache was the LLC and Miss Penalty  $_{L2}$  was 15 clock cycles)

5. How much is Miss Penalty 1.2?

Miss Penalty  $_{L2}$  = Hit Time  $_{L3}$  + Miss Rate $_{L3}$  x Miss Penalty  $_{L3}$  = (8 + 0.08 x 15) clock cycles = 9.2 clock cycles

6. How much is Miss Penalty L1?

Miss Penalty<sub>L1</sub> = Hit Time<sub>L2</sub> + Miss Rate<sub>L2</sub> x Miss Penalty<sub>L2</sub> =  $(5 + 0.1 \times 9.2)$  clock cycles = 5.92 clock cycles

7. How much is the AMAT?

AMAT = Hit Time<sub>L1</sub> + Miss Rate<sub>L1</sub> x Miss Penalty<sub>L1</sub> = 1 clock cycle+ 0.05 \* 5.92 clock cycles = 1.296 clock cycles

OR we can calculate AMAT as:

 $AMAT = Hit Time_{L1} + Miss Rate_{L1} x (Hit Time_{L2} + Miss Rate_{L2} x (Hit Time_{L3} + Miss Rate_{L3} x Miss Penalty_{L3})) = Hit Time_{L1} + Miss Rate_{L1} x Hit Time_{L2} + Miss Rate_{L1} L2 x Hit Time_{L3} + Miss Rate_{L1} L2 L3 x Miss Penalty_{L3} = (1 + 0.05 x 5 + 0.005 x 8 + 0.0004 x 15) = 1.296 clock cycles$ 

## EXERCISE on MEMORY HIERARCHY (5 points) (Ex. taken from ACA – Como 12/09/2013)

Let us consider a computer with a L1, L2 and L3 cache memory hierarchy with the following parameters: Processor Clock Frequency = 1 GHz;

Hit Time  $_{L1} = 1$  clock cycle; Hit Rate  $_{L1} = 95\%$ ;

Hit Time  $_{L2}$  = 4 clock cycles; Hit Rate  $_{L2}$  = 92%;

Hit Time  $_{L3}$  = 8 clock cycles; Hit Rate  $_{L3}$  = 90%; Miss Penalty  $_{L3}$  = 15 clock cycles;

1. How much is the Global Miss Rate for Last Level Cache?

Miss Rate  $_{L1\,L2\,L3}$  = Miss Rate $_{L1}$  x Miss Rate $_{L2}$  x Miss Rate $_{L3}$  = 0.05 x 0.08 x 0.1 = 0.0004  $\rightarrow$  0.04%

2. How much is Miss Penalty L2?

Miss Penalty  $_{L2}$  = Hit Time  $_{L3}$  + Miss Rate $_{L3}$  x Miss Penalty  $_{L3}$  = (8 + 0.1 x 15) clock cycles = 9.5 clock cycles

3. How much is Miss Penalty L1?

Miss Penalty<sub>L1</sub> = Hit Time<sub>L2</sub> + Miss Rate<sub>L2</sub> x Miss Penalty<sub>L2</sub> =  $(4 + 0.08 \times 9.5)$  clock cycles = 4.76 clock cycles

4. How much is the AMAT?

AMAT = Hit Time<sub>L1</sub> + Miss Rate<sub>L1</sub> x Miss Penalty<sub>L1</sub> = 1 clock cycle+ 0.05 \* 4.76 clock cycles = 1.238 clock cycles

OR we can calculate AMAT as:

AMAT = Hit Time<sub>L1</sub> + Miss Rate<sub>L1</sub> x (Hit Time<sub>L2</sub> + Miss Rate<sub>L2</sub> x (Hit Time<sub>L3</sub> + Miss Rate<sub>L3</sub> x Miss Penalty<sub>L3</sub>))= Hit Time<sub>L1</sub> + Miss Rate<sub>L1</sub> x Hit Time<sub>L2</sub> + Miss Rate<sub>L1 L2</sub> x Hit Time<sub>L3</sub> + Miss Rate<sub>L1 L2 L3</sub>x Miss Penalty<sub>L3</sub> = (1 + 0.05 x 4 + 0.004 x 8 + 0.0004 x 15) = 1.238 clock cycles

5. Given Memory Accesses Per Instruction = 78%; CPI exec = 3, how much is the impact on CPU time of the L1 and L2 cache when considering an IDEAL L3 cache?

IDEAL L3 cache means Hit Rate  $_{L3}$  = 100% therefore Miss Penalty  $_{L2}$  = Hit Time  $_{L3}$  = 8 clock cycles

```
\begin{aligned} \text{CPU}_{\text{time IDEAL L3}} &= \text{IC x (CPI}_{\text{exec}} + \text{MAPI x MR}_{\text{L1}} \times \text{HT}_{\text{L2}} + \text{MAPI x MR}_{\text{L1 L2}} \times \text{MP}_{\text{L2}}) \times \text{T}_{\text{CLK}} \\ &= \text{IC x (3 + 0.78 x 0.05 x 4 + 0.78 x 0.05 x 0.08 x 8) x T}_{\text{CLK}} = \text{IC x 3.18 x T}_{\text{CLK}} \end{aligned}
```

## EXERCISE on MEMORY HIERARCHY (5 points) (Ex. taken from HP book 5<sup>th</sup> Ed. on page B-31)

Let us consider a computer with a L1 cache and L2 cache memory hierarchy. Suppose that in 1000 memory references there are 40 misses in L1 and 20 misses in L2.

1. What are the various miss rates?

Miss Rate L1 =  $40/1000 = 0.04 \rightarrow 4\%$ 

Miss Rate  $_{L2} = 20 /40 = 0.5 \rightarrow 50\%$ 

Global Miss Rate for Last Level Cache:

Miss Rate  $_{L1\,L2}$  = Miss Rate $_{L1}$  x Miss Rate $_{L2}$  = 0.04 x 0.5 = 0.02  $\rightarrow$  2%

Assume the Hit Time  $_{L1}$  = 1 clock cycle; Hit Time  $_{L2}$  = 10 clock cycles; Miss Penalty  $_{L2}$  = 200 clock cycles; Memory Accesses Per Instruction = 150%

2. How much is the AMAT?

AMAT = Hit Time<sub>L1</sub> + Miss Rate<sub>L1</sub> x (Hit Time<sub>L2</sub> + Miss Rate<sub>L2</sub> x Miss Penalty<sub>L2</sub>) = 1 clock cycle + 0.04 x (10 + 0.5 x 200) clock cycles = 5.4 clock cycles

3. How much is the average memory stall cycles per instruction?

Avg. Memory Stalls per Instr. = Misses per Instr.<sub>L1</sub> HT<sub>L2</sub> + Misses per Instr.<sub>L2</sub> MP<sub>L2</sub>

= MAPI x MR<sub>L1</sub> x HT<sub>L2</sub> + MAPI x MR<sub>L1 L2</sub> x MP<sub>L2</sub> =  $1.5 \times 0.04 \times 10 + 1.5 \times 0.02 \times 200 = 6.6$  clock cycles

Please notice that if we subtract the L1 hit time from AMAT and then multiply by the (average) memory accesses per instruction, we get the same Avg. Memory Stalls per Instr.:

(AMAT - Hit Time<sub>L1</sub>) x MAPI = (5.4 - 1) x 1.5 = 6.6 clock cycles = Avg. Memory Stalls per Instr.