Skip to content
View cpp-ethanle's full-sized avatar

Block or report cpp-ethanle

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. verilogGuessingGame verilogGuessingGame Public

    Verilog project of a guessing game where the user enters the binary conversion of a 4-bit number that is displayed on the seven segment displays. The user can select game mode, which changes which …

    Tcl

  2. verilogAlarmClock verilogAlarmClock Public

    Alarm clock written in verilog and implemented on the Nexys A7-100T FPGA board.

    Tcl