Skip to content

Commit cd9a99c

Browse files
Benjamin-GaignardLee Jones
authored andcommitted
dt-bindings: pwm: Add STM32 bindings
Define bindings for pwm-stm32 version 9: - change commit message header version 8: - reword st,breakinput description. version 6: - change st,breakinput parameter format to make it usuable on stm32f7 too. version 2: - use parameters instead of compatible of handle the hardware configuration Signed-off-by: Benjamin Gaignard <benjamin.gaignard@st.com> Acked-by: Rob Herring <robh@kernel.org> Acked-by: Thierry Reding <thierry.reding@gmail.com> Signed-off-by: Lee Jones <lee.jones@linaro.org>
1 parent d0f949e commit cd9a99c

File tree

1 file changed

+35
-0
lines changed

1 file changed

+35
-0
lines changed
Lines changed: 35 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,35 @@
1+
STMicroelectronics STM32 Timers PWM bindings
2+
3+
Must be a sub-node of an STM32 Timers device tree node.
4+
See ../mfd/stm32-timers.txt for details about the parent node.
5+
6+
Required parameters:
7+
- compatible: Must be "st,stm32-pwm".
8+
- pinctrl-names: Set to "default".
9+
- pinctrl-0: List of phandles pointing to pin configuration nodes for PWM module.
10+
For Pinctrl properties see ../pinctrl/pinctrl-bindings.txt
11+
12+
Optional parameters:
13+
- st,breakinput: One or two <index level filter> to describe break input configurations.
14+
"index" indicates on which break input (0 or 1) the configuration
15+
should be applied.
16+
"level" gives the active level (0=low or 1=high) of the input signal
17+
for this configuration.
18+
"filter" gives the filtering value to be applied.
19+
20+
Example:
21+
timers@40010000 {
22+
#address-cells = <1>;
23+
#size-cells = <0>;
24+
compatible = "st,stm32-timers";
25+
reg = <0x40010000 0x400>;
26+
clocks = <&rcc 0 160>;
27+
clock-names = "clk_int";
28+
29+
pwm {
30+
compatible = "st,stm32-pwm";
31+
pinctrl-0 = <&pwm1_pins>;
32+
pinctrl-names = "default";
33+
st,breakinput = <0 1 5>;
34+
};
35+
};

0 commit comments

Comments
 (0)