Traffic Light Controller (TLC)

Design a simple traffic light controller.

Tutorial:


1. Write verilog code.

```
Sample code:
```

```
module tlc(clk, reset, vehicle sensor, highway signal, farm signal);
  input reset, clk, vehicle sensor;
  output [1:0] highway_signal, farm_signal;
  parameter HG=2'b00, HY=2'b01, FG=2'b10, FY=2'b11;
 parameter GREEN = 2'b00, YELLOW = 2'b01, RED = 2'b10;
  reg [1:0] highway signal, farm signal, cur state, next state;
  reg [1:0] highway signal1, farm signal1;
  reg reset_timer; reg [3:0] timer; wire long timeout, short timeout;
  always @( negedge clk or negedge reset )
    if (reset == 1'b0)
          cur state <= HG;
      else
       cur state <= next state;</pre>
  always @( negedge clk or negedge reset )
    if (reset == 1'b0)
               timer <= 4'h0;
      else if ( reset timer == 1'b1 )
               timer <= 4'h0;
    else if ( timer == 4'hf )
               timer <= 4'b1111;
    else
               timer <= (timer + 1) % 16;
  assign short timeout = timer[0] ;
  assign long timeout = ((timer[1]==1) \mid | (timer[2]==1) \mid |
(timer[3]==1) ) ? 1'b1 : 1'b0;
  always @(cur state or long timeout or vehicle sensor or
short timeout)
 begin
    if (cur state == HG)
               begin
            highway signal <= GREEN; farm signal <= RED;
                if (vehicle sensor == 1'b1 && long timeout == 1'b1 )
                    begin
                               next state <= HY;reset timer <= 1'b1;</pre>
                    end
                else
                    begin
```

```
next state <= HG; reset timer <= 1'b0;</pre>
                      end
                end
      else if (cur state == HY)
                 begin
                     highway signal <= YELLOW; farm signal <= RED;
                      if ( short timeout == 1'b1 )
                     begin
                           next_state <= FG; reset timer <= 1'b1;</pre>
                     end
                     else
                     begin
                           next_state <= HY;reset_timer <= 1'b0;</pre>
                     end
                 end
      else if (cur state == FG)
                 begin
                     highway signal <= RED; farm signal <= GREEN;
                      if ( long timeout == 1'b1 )
                           begin
                             reset timer<= 1'b1;</pre>
                             //if ( short timeout == 1'b1 ) begin
                                 next state <= FY;//end</pre>
                           end
                      else
                           begin
                                next state <= FG; reset timer<= 1'b0;</pre>
                      end
     else if (cur state == FY)
                begin
                     highway signal <= RED; farm signal <= YELLOW;
                      if ( short timeout == 1'b1 )
                           begin
                                 next state <= HG; reset timer<= 1'b1;</pre>
                           end
                     else
                           begin
                           next state <= FY; reset timer<= 1'b0;</pre>
                           end
                 end
     else
                begin
                 highway signal <= RED; farm signal <= RED;
                 next state <= HG;reset timer <= 1'b1;</pre>
                end
  end // always
endmodule
```

- 2. Save this code as seq_dut.v and save it in a directory.
- 3. Visit e-prayog webpage: http://59.181.142.81/




4. Login on the page if you are registered or sign-up if not registered.




Login for e-Prayog Welcome jasveer Sign Out

5. Now visit the webpage of Remote Triggered FPGA based Automation system: http://59.181.142.81/fpga/automation.php



- 6. Click on upload verilog file button and upload your verilog file "tlc.v"
- 7. After the browser specifies "All checks passed", select the clock pin as "clk".
- 8. Give the test inputs for clock instances where the input is changing.



- 9. Click on "Set input vectors and Execute" this will compile the design, assign pins according Altera DE2-70 board, synthesize it and execute it on the board with the given test inputs to generate a vcd file output. (this will take about some time from 1-3 mins depending on the design complexity).
- 10. The log will appear and the output vcd file will be available for download