Skip to content

Dbuezas/fix interrupt comments #40

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 2 commits into from
Feb 18, 2025
Merged

Dbuezas/fix interrupt comments #40

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
151b0ea
Update timer1.tsv
dbuezas Feb 18, 2025
2ee3316
Fin lgt
dbuezas Feb 18, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 3 additions & 3 deletions src/data/atmega328p/timer1.tsv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -87,11 +87,11 @@ CS1 CS12 CS11 CS10 clockPrescalerOrSource ExternalClockInput

OCIE1A interruptA interruptVectorCodeA
0 off //nocode
1 on ISR(TIMER1_COMPA_vect) {\n /* on OCR0A match */\n}
1 on ISR(TIMER1_COMPA_vect) {\n /* on OCR1A match */\n}

OCIE1B interruptB interruptVectorCodeB
0 off //nocode
1 on ISR(TIMER1_COMPB_vect) {\n /* on OCR0B match */\n}
1 on ISR(TIMER1_COMPB_vect) {\n /* on OCR1B match */\n}


TOIE1 InterruptOnTimerOverflow interruptVectorCodeOVF
Expand Down Expand Up @@ -131,4 +131,4 @@ OCR1A
*

OCR1B
*
*
6 changes: 3 additions & 3 deletions src/data/lgt328p/timer1.tsv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -86,11 +86,11 @@ CS1 CS12 CS11 CS10 clockPrescalerOrSource ExternalClockInput

OCIE1A interruptA interruptVectorCodeA
0 off //nocode
1 on ISR(TIMER1_COMPA_vect) {\n /* on OCR0A match */\n}
1 on ISR(TIMER1_COMPA_vect) {\n /* on OCR1A match */\n}

OCIE1B interruptB interruptVectorCodeB
0 off //nocode
1 on ISR(TIMER1_COMPB_vect) {\n /* on OCR0B match */\n}
1 on ISR(TIMER1_COMPB_vect) {\n /* on OCR1B match */\n}

TOIE1 InterruptOnTimerOverflow interruptVectorCodeOVF
0 off //nocode
Expand Down Expand Up @@ -175,4 +175,4 @@ OCR1A
*

OCR1B
*
*