



Number Generator

In


Out



sx n-bit Register File



5xn-bit Selector



Display

In


Out

See Implementation
in Lab 3


Num is displayed
on anode 0,1

Wz count is displayed
on anode 2,3

Num 6



Equality Checks




$$F \sim M$$

States: Initial, Generate, Train_{0→4}, Test_{0→4}, Win

Plugs(out) : Generate, $\overset{\text{Train}}{\text{Train} \rightarrow y}$, $\overset{\text{test}}{\text{Test} \rightarrow y}$, $\forall n$


Signal (r_n) : Start, Adv, Input, Output



Sound Generator (Hz)

In


Out



Any Control

In


Out



LF 513 (30-bit) \therefore XNOR From (30, 6, 4, 1)

Generate

clk



Circuit Diagram

