Skip to content

Verilog: constant folding for $onehot and $onehot0 #1148

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Merged
tautschnig merged 1 commit into from
Jun 16, 2025
Merged

Verilog: constant folding for $onehot and $onehot0 #1148

tautschnig merged 1 commit into from
Jun 16, 2025

Conversation

@kroening
Copy link
Collaborator

@kroening kroening commented Jun 9, 2025

$onehot and $onehot0 are now elaboration-time constant.

@kroening kroening marked this pull request as ready for review June 9, 2025 20:58
@tautschnig tautschnig merged commit 0626984 into main Jun 16, 2025
10 checks passed
@tautschnig tautschnig deleted the onehot1 branch June 16, 2025 11:20
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Reviewers

@tautschnig tautschnig tautschnig approved these changes

Assignees

No one assigned

Labels

Verilog

Projects

None yet

Milestone

No milestone

Development

Successfully merging this pull request may close these issues.

3 participants

@kroening @tautschnig