Skip to content

Verilog: extend shl4 test #1326

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Merged
tautschnig merged 1 commit into from
Oct 18, 2025
Merged

Verilog: extend shl4 test #1326

tautschnig merged 1 commit into from
Oct 18, 2025

Conversation

@kroening
Copy link
Collaborator

@kroening kroening commented Oct 16, 2025

This adds a nested case to the test for the expression evaluation context.

@kroening
Verilog: extend shl4 test
11d1dc0 
This adds a nested case to the test for the expression evaluation context.
@kroening kroening marked this pull request as ready for review October 16, 2025 16:03
@tautschnig tautschnig merged commit f198d23 into main Oct 18, 2025
11 checks passed
@tautschnig tautschnig deleted the shl4-ext branch October 18, 2025 07:26
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Reviewers

@tautschnig tautschnig tautschnig approved these changes

Assignees

No one assigned

Labels

Tests Verilog

Projects

None yet

Milestone

No milestone

Development

Successfully merging this pull request may close these issues.

3 participants

@kroening @tautschnig