Skip to content

Conversation

@kroening
Copy link
Collaborator

@kroening kroening commented Jun 2, 2024

This rewrites ##[i:$] to LTL, enabling the back-end to generate counterexamples of the correct length.

@kroening kroening changed the title Verilog: normalize ##[0:$] and ##[1:$] Verilog: normalize ##[i:$] Jun 2, 2024
@kroening kroening marked this pull request as ready for review June 2, 2024 21:27
This rewrites ##[i:$] to LTL, enabling the back-end to generate
counterexamples of the correct length.
@tautschnig tautschnig merged commit f05060e into main Jun 3, 2024
@tautschnig tautschnig deleted the sequence2 branch June 3, 2024 08:24
Romy15200 pushed a commit to Romy15200/nws that referenced this pull request Aug 19, 2025
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants