Pinned Loading
-
-
-
MNIST-Digits-Classification-on-FPGA
MNIST-Digits-Classification-on-FPGA PublicThesis Project using Verilog and Python on Colab (DONE)
Jupyter Notebook
-
RISC-V-CPU-Core
RISC-V-CPU-Core PublicPrethesis Project using TL-Verilog and Verilog (DONE)
Verilog
-
-
Semicon-Basic-Course-Practices
Semicon-Basic-Course-Practices PublicSEMICON Basic Course Practices (DONE)
Verilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.