Skip to content
View ducnguyen-git's full-sized avatar

Block or report ducnguyen-git

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. I2C-Master-Controller I2C-Master-Controller Public

    Intern Topic Research (DONE)

  2. Logism---CPU-Simulation Logism---CPU-Simulation Public

    CPU Core Circuit Design using Logism (DONE)

  3. MNIST-Digits-Classification-on-FPGA MNIST-Digits-Classification-on-FPGA Public

    Thesis Project using Verilog and Python on Colab (DONE)

    Jupyter Notebook

  4. RISC-V-CPU-Core RISC-V-CPU-Core Public

    Prethesis Project using TL-Verilog and Verilog (DONE)

    Verilog

  5. PvZ-Project PvZ-Project Public

    OOP Project using Java (DONE)

    Java 1

  6. Semicon-Basic-Course-Practices Semicon-Basic-Course-Practices Public

    SEMICON Basic Course Practices (DONE)

    Verilog