Skip to content
View egimbaeva's full-sized avatar
:shipit:
:shipit:

Block or report egimbaeva

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. rv32i-tlv-cpu rv32i-tlv-cpu Public

    Fully functional 32-bit RV32I RISC-V single-cycle CPU core implemented in TL-Verilog using Makerchip

    M4 2

  2. kibrismarket kibrismarket Public

    TypeScript

  3. cs50ai-projects cs50ai-projects Public

    12 AI projects completed during Harvard CS50 AI course.

    Python

  4. rv32i-pipelined-core rv32i-pipelined-core Public

    5-stage Pipelined RISC-V Core (RV32I)

    C++

  5. cyprus-tour-site cyprus-tour-site Public

    CSS