Authors: Cam Eich, Satyam Patel, Emmanuel Usman

This is our final project for Computer Organization. We used text files to  document our thought process, and verilog (.sv) 
files to actually implement our simulation and testbenches.