CETT1429 Semester Project Amplifier

Name	 	 		 _
Date				_

Object:

□ Design, build, and test a multistage transistor amplifier. The amplifier final design must meet the specifications listed below.

Specifications:

Supply voltage: $V_{CC} \leq 15 \text{ Volts DC}$

Supply current: $I_s \leq 200 \text{ mA}$ at maximum output

Input impedance: $Z_{IN} \ge 20$ kilohms (measured @ 1 KHz)

Voltage Gain: $A_V = 100 + /-5$ from 100 Hz to 15 kHz

Load Resistance: $R_L = 1 \text{ kohm +/-} 5\% \text{ (AC coupled)}$

Active devices: no more than three transistors

Passive devices: resistors and capacitors must be standard values available in lab

Output voltage: must be capable of a 6 volt peak-to-peak sine wave with no visible

distortion when viewed on an oscilloscope

- Your completed final report is due on or before date:_____ and will not be accepted after that date.
- Reports will be graded primarily on the completeness of the design, the reporting AND analysis of each change made in the circuit from the initial design to the final working version. All measurements and every change made from the original version in Step #2 should be carefully documented. Record why each change was made and how it changed the operation of the circuit. This is to be the basis for your grade.

Procedure:

Step #1: Make decisions on

- Number of stages
- Gain of each stage
- ■Power supply voltage
- Begin working on design of the amplifier starting from the last stage. After the last stage design is completed, use the input impedance of the last stage as a load for the previous stage, and design that stage. You will probably have to rework your design several times to get the gain and input impedance correct, since changing the gain or input impedance of a stage will cause changes in all preceding stages.

Lab__Semester_Project.odf 20-Nov-14

<u>Step #2</u>: Submit first draft of complete design for instructor's approval at the beginning of the lab period. Draw each stage on one sheet. Show all calculations for each stage on the same sheet.

ALTERNATE APPROACH: Design the amplifier, construct the amplifier in Multisim, and print the Multisim schematics to attach to your calculation sheets.

- □ Your design sheet will be copied and returned to you immediately for use in the steps listed below.
- □ Construct last stage and check Q-point voltage only. Record the Q-point voltage measured from your unchanged design on the lab data sheet. Then redesign to get a better Q-point, if necessary.
- □ Construct middle stage (if used) and check Q-point only, recording the voltage and then redesigning, if necessary.
- □ Construct first stage and check Q-point only, as in the previous stages.

<u>Step #3</u>: After correcting Q-points (if necessary), connect stages, recheck Q-points, and input a 1 KHz, 0.06 volt peak-to-peak sine wave. A voltage divider may be needed to reduce the signal generator output to 0.06 volt p-p. Measure and record the input and output voltage of each stage, and calculate the voltage gain of each stage, and of the overall amplifier.

<u>Step #4</u>: Make final corrections to voltage gain. Measure Z_{IN} . Check frequency response. Set up circuit for instructor evaluation with AC input.

Step #5: Submit final drawing, calculations, and measured data as recorded on the final data sheet.

Include a schematic or copy + paste one here.

Step #1 Data Sheet CETT1429 Semester Project Amplifier

Name				
Date				

Number of stages						
Stage 1 gain						
Stage 2 gain						
Stage 3 gain						

Include a schematic or copy + paste one here.

Step #2 Data Sheet CETT1429 Semester Project Amplifier

Name	
Date	

	STAGE 1	STAGE 2	STAGE 3	
List the Q-points of each	stage as originally des	signed.		
V _{CQ} (measured)				volts DC
V _B (measured)				volts DC
List changes made to colvalue used in lab.	rrect Q-points or gain.	Include original value	of resistors, a	nd the actual
R ₁ (original)				
R ₁ (final design)				
R ₂ (original)				
R ₂ (final design)				
List the final design value	es for the Q-points of e	ach stage.		
	STAGE 1	STAGE 2	STAGE 3	
V_{CQ} (measured)				volts DC
V_{BQ} (measured)				volts DC

Step #3 Data Sheet	
CETT1429 Semester Project Amplifier	r

Name			
Date			

- Before measuring any AC voltages, connect an oscilloscope to the input, and with the input connected to the signal generator and the amplifier power on, adjust the signal generator so that the input to the amplifier output is 0.06 v p-p @ 1 KHz (sinewave). Do not change this setting.
- □ Note that the signal generator output can be more easily adjusted if you use a 100:1 voltage divider on the output of the generator. This will reduce a 6 Vp-p signal generator output to 0.06 Vp-p

□ Explain why you think the voltage gains you have measured are not the same as the theoretical gain calculated for each stage. Explain what you intend to do to correct the gain.

This sheet is to be completed by the laboratory instructor. Set up and test the complete amplifier, and then tell the laboratory instructor that you are ready for final check.

NAL DATA SHEET TT1429 Semester			ame ate		
All measurements reco	orded below should b	pe made with the labo	ratory oscilloscop	es.	
Before measuring any and with the input congenerator so that the a	nected to the signal g	generator and the am	olifier power on, a	djust the sign	
If your circuit is not cap V_{OUT} , and proceed with					cord
A _V (theory)	STAGE 1	STAGE 2	STAGE 3	_	
V_{IN}	0.06			_ V p-p	
V_{OUT}				_ V p-p	
A _V (V _{OUT} /V _{IN})				_	
Measure Z _{IN} by placing produce 6 V p-p at the				nal generator	to
Z _{IN} (theory)					
Z _{IN} (measured)					
Measure the voltage g this laboratory.	ain at the minimum a	and maximum frequer	ncies specified at	the beginning	of
A _V (overall) @ 1KHz =	Av (V _{OUT3} /V _{IN1}) =	(from data a	above)		
A _v (overall) @ 100 Hz	=				
A _V (overall) @ 15 KHz					
Attach LTSpice simula		S			
Attach Fritzing or other	r CAD drawings				
Attach or email wavefo	orms from oscilloscop	pe indicating that the a	amplifier meets sp	pecifications.	
Bonus: Attach a PCB of	desian from Fritzina d	or some other CAD pa	ackage		