





UCC27211 SLUSAT7G - NOVEMBER 2011 - REVISED JULY 2024


# UCC27211 120V, 3.7A/4.5A Half-Bridge Driver with 8V UVLO

#### 1 Features

- Drives two N-channel MOSFETs in high-side and low-side configuration with independent inputs
- Maximum boot voltage 120V DC
- 3.7A source, 4.5A sink output currents
- Input pins can tolerate -10V to 20V and are independent of supply voltage range
- TTL compatible input versions
- 8V to 17V VDD operating range, (20V absolute
- 7.2ns rise and 5.5ns fall time with 1000pF load
- Fast propagation delay times (20ns typical)
- 4ns delay matching
- Symmetrical undervoltage lockout for high-side and low-side driver
- All industry standard packages available (SOIC-8, PowerPAD™ SOIC-8, 4mm × 4mm SON-8 and 4mm × 4mm SON-10)
- Specified from -40°C to 150°C

## 2 Applications

- Solar power optimizers and micro inverters
- Telecom and merchant power supplies
- Online and offline UPS
- Energy storage systems
- Battery test equipment



**Typical Application** 

### 3 Description

The UCC27211 driver is based on the popular UCC27201 MOSFET drivers, but offer several significant performance improvements. Peak output pull-up and pull-down current has been increased to 3.7A source and 4.5A sink, thereby allowing for driving large power MOSFETs with minimized switching losses during the transition through the Miller Plateau of the MOSFET. The input structure is now able to directly handle -10VDC, which increases robustness and also allows direct interface to gatedrive transformers without using rectification diodes. The inputs are also independent of supply voltage and have a maximum rating of 20V.

The switching node (HS pin) can handle -(24 - VDD) V maximum which allows the high-side channel to be protected from inherent negative voltages caused parasitic inductance and stray capacitance. UCC27211 (TTL inputs) has increased input hysteresis allowing for interface to analog or digital PWM controllers with enhanced noise immunity.

The low-side and high-side gate drivers independently controlled and matched to 4 ns between the turnon and turnoff of each other. An on-chip 120V rated bootstrap diode eliminates the external discrete diodes.

Undervoltage lockout is provided for both the highside and the low-side drivers providing symmetric turnon and turnoff behavior and forcing the outputs low if the drive voltage is below the specified threshold.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	D (SOIC 8)	4.9mm × 3.9mm		
UCC27211	DDA (PowerPAD 8)	4.9mm × 3.9mm		
00027211	DPR (WSON 10)	4.0mm × 4.0mm		
	DRM (VSON 8)	4.0111111 ^ 4.0111111		

For all available packages, see the orderable addendum at the end of the data sheet.




## **Table of Contents**

1 Features1	7.1 Application Information
2 Applications 1	7.2 Typical Application15
3 Description1	8 Power Supply Recommendations20
4 Pin Configuration and Functions3	9 Layout21
5 Specifications5	9.1 Layout Guidelines21
5.1 Absolute Maximum Ratings5	9.2 Layout Example21
5.2 ESD Ratings5	9.3 Thermal Considerations21
5.3 Recommended Operating Conditions5	10 Device and Documentation Support22
5.4 Thermal Information5	10.1 Third-Party Products Disclaimer22
5.5 Electrical Characteristics6	10.2 Documentation Support22
5.6 Switching Characteristics7	10.3 Receiving Notification of Documentation Updates22
5.7 Timing Diagrams8	10.4 Support Resources22
5.8 Typical Characteristics9	10.5 Trademarks22
6 Detailed Description12	10.6 Electrostatic Discharge Caution22
6.1 Overview	10.7 Glossary22
6.2 Functional Block Diagram13	11 Revision History
6.3 Feature Description13	12 Mechanical, Packaging, and Orderable
6.4 Device Functional Modes14	Information25
7 Application and Implementation15	



# **4 Pin Configuration and Functions**



**Table 4-1. Pin Functions** 

	PIN		I/O	DESCRIPTION				
NAME	D/DDA/DRM	DPR	1/0					
VDD	1	1	Р	Positive supply to the lower-gate driver. Decouple this pin to $V_{SS}$ (GND). Typical decoupling capacitor range is 0.22 $\mu$ F to 4.7 $\mu$ F (See $^{(2)}$ ).				
НВ	2	2	Р	High-side bootstrap supply. The bootstrap diode is on-chip but the external bootstrap capacitor is required. Connect positive side of the bootstrap capacitor to this pin. Typical range of HB bypass capacitor is 0.022µF to 0.1µF. The capacitor value is dependant on the gate charge of the high-side MOSFET and should also be selected based on speed and ripple criteria				
НО	3	3	0	High-side output. Connect to the gate of the high-side power MOSFET.				
HS	4	4	Р	High-side source connection. Connect to source of high-side power MOSFET. Connect the negative side of bootstrap capacitor to this pin.				
HI	5	7	I	High-side input. <sup>(3)</sup>				
LI	6	8	I	Low-side input. <sup>(3)</sup>				
VSS	7	9	G	Negative supply terminal for the device which is generally grounded.				
LO	8	10	0	Low-side output. Connect to the gate of the low-side power MOSFET.				
N/C	_	5/6	_	Not connected.				



### **Table 4-1. Pin Functions (continued)**

	PIN		I/O	DESCRIPTION		
NAME	D/DDA/DRM	DPR	1/0	DESCRIPTION		
PowerPAD <sub>TM(1)</sub>	Pad	Pad	G	Used on the DDA, DRM and DPR packages only. Electrically referenced to $V_{SS}$ (GND). Connect to a large thermal mass trace or GND plane to dramatically improve thermal performance.		

- (1) The PowerPAD™ is not directly connected to any leads of the package. However it is electrically and thermally connected to the substrate which is the ground of the device.
- (2) For cold temperature applications we recommend the upper capacitance range. Attention should also be made to PCB layout see Section 9.
- (3) HI or LI input is assumed to connect to a low impedance source signal. The source output impedance is assumed less than 100Ω. If the source impedance is greater than 100Ω, add a bypassing capacitor, each, between HI and VSS and between LI and VSS. The added capacitor value depends on the noise levels presented on the pins, typically from 1 nF to 10nF should be effective to eliminate the possible noise effect. When noise is present on two pins, HI or LI, the effect is to cause HO and LO malfunctions to have wrong logic outputs.



## 5 Specifications

### 5.1 Absolute Maximum Ratings

Over operating free-air temperature range and all voltages are with respect to V<sub>ss</sub> (unless otherwise noted).<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage		-0.3	20	V
V <sub>HI</sub> , V <sub>LI</sub>	Input voltages on HI and LI		-10	20	V
.,	Output valtage on LO	DC	-0.3	V <sub>DD</sub> + 0.3	V
$V_{LO}$	Output voltage on LO	Repetitive pulse < 100 ns <sup>(2)</sup>	-2	V <sub>DD</sub> + 0.3	V
\/	Output valtage on LIO	DC	V <sub>HS</sub> - 0.3	V <sub>HB</sub> + 0.3	V
$V_{HO}$	Output voltage on HO	Repetitive pulse < 100 ns <sup>(2)</sup>	V <sub>HS</sub> – 2	V <sub>HB</sub> + 0.3	V
	V-lt 110	DC	-1	115	V
$V_{HS}$	Voltage on HS	Repetitive pulse < 100 ns <sup>(2)</sup>	-(24V - V <sub>DD</sub> )	115	V
V <sub>HB</sub>	Voltage on HB		-0.3	120	V
	Voltage on HB-HS		-0.3	20	V
TJ	Operating junction temperature		-40	150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

## 5.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 5.3 Recommended Operating Conditions

Over operating free-air temperature range and all voltages are with respect to V<sub>ss</sub> (unless otherwise noted).

		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Supply voltage	8	12	17	V
V <sub>HS</sub>	Voltage on HS	-1		105	
	Voltage on HS (repetitive pulse < 100 ns) <sup>(1)</sup>	-(24V - V <sub>DD</sub> )		110	V
V <sub>HB</sub>	Voltage on HB	V <sub>HS</sub> + 8.0, V <sub>DD</sub> - 1		V <sub>HS</sub> + 17, 115	•
SR <sub>HS</sub>	Voltage slew rate on HS			50	V/ns
TJ	Operating junction temperature	-40		150	°C

<sup>(1)</sup> Values are verified by characterization and are not production tested.

#### 5.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>						
		D (SOIC)	DDA (PowerPad™ SOIC) DRM (VSON) DPR (V		DPR (WSON)	UNIT
		8 Pins	8 Pins	8 Pins	10 Pins	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	112.5	47.1	46.2	46.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	52.1	60.8	41.1	36.7	°C/W

<sup>(2)</sup> Values are verified by characterization and are not production tested.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### **5.4 Thermal Information (continued)**

	THERMAL METRIC(1)	D (SOIC)	DDA (PowerPad™ SOIC)	DRM (VSON)	DPR (WSON)	UNIT
		8 Pins	8 Pins	8 Pins	10 Pins	
R <sub>0JB</sub>	Junction-to-board thermal resistance	59.6	21.3	21.3	22.1	°C/W
Ψлт	Junction-to-top characterization parameter	7	6.3	1.3	0.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	58.7	21.3	21.2	22	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	-	6.2	9.1	9	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

### 5.5 Electrical Characteristics

 $V_{DD}$  =  $V_{HB}$  =12 V,  $V_{HS}$  =  $V_{SS}$  = 0 V, No load on LO or HO,  $T_A$  =  $T_J$  =  $-40^{\circ}$ C to +150°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY C	URRENTS					
I <sub>DD</sub>	VDD quiescent current	V <sub>LI</sub> = V <sub>HI</sub> = 0 V		0.11	0.19	mA
I <sub>DDO</sub>	VDD operating current	f = 500 kHz, C <sub>LOAD</sub> = 0		1.4	3	mA
I <sub>HB</sub>	Boot voltage quiescent current	V <sub>LI</sub> = V <sub>HI</sub> = 0 V		0.065	0.12	mA
I <sub>HBO</sub>	Boot voltage operating current	f = 500 kHz, C <sub>LOAD</sub> = 0		1.3	3	mA
I <sub>HBS</sub>	HB to VSS quiescent current	V <sub>HS</sub> = V <sub>HB</sub> = 105 V		0.0005	1	μA
I <sub>HBSO</sub>	HB to VSS operating current	f = 500 kHz, C <sub>LOAD</sub> = 0		0.03	1	mA
INPUT						
V <sub>HIT_HI</sub>	Input voltage high threshold		1.7	2.3	2.7	V
V <sub>HIT_LI</sub>	Input voltage high threshold		1.7	2.3	2.7	V
V <sub>LIT_HI</sub>	Input voltage low threshold		1.2	1.6	1.9	V
V <sub>LIT_LI</sub>	Input voltage low threshold		1.2	1.6	1.9	V
V <sub>IHYS</sub> HI	Input voltage hysteresis			0.7		V
V <sub>IHYS</sub> LI	Input voltage hysteresis			0.7		V
R <sub>IN_HI</sub>	Input pulldown resistance	V <sub>IN</sub> = 3V		68		kΩ
R <sub>IN_LI</sub>	Input pulldown resistance	V <sub>IN</sub> = 3V		68		kΩ
UNDERVO	LTAGE PROTECTION (UVLO)					
V <sub>DDR</sub>	VDD rising threshold		6.2	7	7.8	V
V <sub>DDHYS</sub>	VDD threshold hysteresis			0.5		V
$V_{HBR}$	VHB rising threshold		5.6	6.7	7.9	V
V <sub>HBHYS</sub>	VHB threshold hysteresis			1.1		V
BOOTSTR	AP DIODE					
V <sub>F</sub>	Low-current forward voltage	I <sub>VDD - HB</sub> = 100 μA		0.65	0.85	V
V <sub>FI</sub>	High-current forward voltage	I <sub>VDD - HB</sub> = 100 mA		0.9	1.05	V
R <sub>D</sub>	Dynamic resistance, ΔVF/ΔI	I <sub>VDD - HB</sub> = 160 mA and 180 mA	0.3	0.55	0.85	Ω
LO GATE I	DRIVER					
$V_{LOL}$	Low level output voltage	I <sub>LO</sub> = 100 mA		0.07	0.19	V
$V_{LOH}$	High level output voltage	$I_{LO}$ = -100 mA, $V_{LOH}$ = $V_{DD}$ - $V_{LO}$		0.11	0.29	V
	Peak pullup current <sup>(1)</sup>	V <sub>LO</sub> = 0 V		3.7		Α
	Peak pulldown current <sup>(1)</sup>	V <sub>LO</sub> = 12 V		4.5		Α
HO GATE	DRIVER					
V <sub>HOL</sub>	Low level output voltage	I <sub>HO</sub> = 100 mA		0.07	0.19	V
V <sub>HOH</sub>	High level output voltage	I <sub>HO</sub> = -100 mA, V <sub>HOH</sub> = V <sub>HB</sub> - V <sub>HO</sub>		0.11	0.29	V
	Peak pullup current <sup>(1)</sup>	V <sub>HO</sub> = 0 V		3.7		Α

## **5.5 Electrical Characteristics (continued)**

 $V_{DD} = V_{HB} = 12 \text{ V}, V_{HS} = V_{SS} = 0 \text{ V}, \text{ No load on LO or HO}, T_A = T_J = -40 ^{\circ}\text{C} \text{ to } +150 ^{\circ}\text{C} \text{ (unless otherwise noted)}.$ 

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
eak pulldown current <sup>(1)</sup>	V <sub>HO</sub> = 12 V		4.5	Α

<sup>(1)</sup> Parameter not tested in production.

## 5.6 Switching Characteristics

 $V_{DD} = V_{HB} = 12 \text{ V}, V_{HS} = V_{SS} = 0 \text{ V}, \text{ No load on LO or HO}, T_A = T_J = -40 ^{\circ}\text{C}$  to +150  $^{\circ}\text{C}$  (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PROPAGA	ATION DELAYS				·	
t <sub>DLFF</sub>	VLI falling to VLO falling	C <sub>LOAD</sub> = 0 pF, from V <sub>LIT</sub> of LI to 90% of LO falling	10	19	30	ns
t <sub>DHFF</sub>	VHI falling to VHO falling	$C_{LOAD} = 0$ pF, from $V_{LIT}$ of HI to 90% of HO falling	10	19	30	ns
t <sub>DLRR</sub>	VLI rising to VLO rising	C <sub>LOAD</sub> = 0 pF, from V <sub>HIT</sub> of LI to 10% of LO rising	10	20	40	ns
t <sub>DHRR</sub>	VHI rising to VHO rising	C <sub>LOAD</sub> = 0 pF, C <sub>LOAD</sub> = 0 pF, from V <sub>HIT</sub> of HI to 10% of HO rising	10	20	40	ns
DELAY MA	ATCHING				'	
t <sub>MON</sub>	LI ON, HI OFF	T <sub>J</sub> = 25°C		4	9.5	ns
t <sub>MON</sub>	LI ON, HI OFF	T <sub>J</sub> = -40°C to 150°C		4	17	ns
t <sub>MOFF</sub>	LI OFF, HI ON	T <sub>J</sub> = 25°C		4	9.5	ns
t <sub>MOFF</sub>	LI OFF, HI ON	T <sub>J</sub> = -40°C to 150°C		4	17	ns
OUTPUT F	RISE AND FALL TIME				•	
t <sub>R_LO</sub>	LO rise time	C <sub>LOAD</sub> = 1000 pF, from 10% to 90%		7.2		ns
t <sub>R_HO</sub>	HO rise time	C <sub>LOAD</sub> = 1000 pF, from 10% to 90%		7.2		ns
t <sub>F_LO</sub>	LO fall time	C <sub>LOAD</sub> = 1000 pF, from 10% to 90%		5.5		ns
t <sub>F_HO</sub>	HO fall time	C <sub>LOAD</sub> = 1000 pF, from 10% to 90%		5.5		ns
t <sub>R_LO_p1</sub>	LO rise time (3 V to 9 V)	C <sub>LOAD</sub> = 0.1 μF, (3V to 9V)		0.27	0.6	μs
t <sub>R_HO_p1</sub>	HO rise time (3 V to 9 V)	C <sub>LOAD</sub> = 0.1 μF, (3V to 9V)		0.27	0.6	μs
t <sub>F_LO_p1</sub>	LO fall time (9 V to 3 V)	C <sub>LOAD</sub> = 0.1 μF, (9V to 3V)		0.16	0.4	μs
t <sub>F_HO_p1</sub>	HO fall time (9 V to 3 V)	C <sub>LOAD</sub> = 0.1 μF, (9V to 3V)		0.16	0.4	μs
MISCELLA	ANEOUS				•	
t <sub>IN_PW</sub>	Minimum input pulse width that changes the output LO				40	ns
t <sub>IN_PW</sub>	Minimum input pulse width that changes the output HO				40	ns
t <sub>OFF BSD</sub>	Bootstrap diode turnoff time <sup>(1)</sup> (2)	I <sub>F</sub> = 20 mA, I <sub>REV</sub> = 0.5 A <sup>(3)</sup>		20		ns

<sup>(1)</sup> Parameter not tested in production.

<sup>(2)</sup> Typical values for  $T_A = 25^{\circ}C$ .

<sup>(3)</sup>  $I_F$ : Forward current applied to bootstrap diode,  $I_{REV}$ : Reverse current applied to bootstrap diode.



# **5.7 Timing Diagrams**






Figure 5-1. Timing Diagrams

## 5.8 Typical Characteristics






#### 5.8 Typical Characteristics (continued)



Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

# **5.8 Typical Characteristics (continued)**






Figure 5-15. Diode Current vs Diode Voltage



## **6 Detailed Description**

#### 6.1 Overview

The UCC27211 device is designed to drive both the high side and low side of N-channel MOSFETs in a half-/full-bridge or synchronous buck configuration. The floating high-side driver can operate with supply voltages of up to 120V. This allows for N-channel MOSFET control in half-bridge, full-bridge, push pull, two-switch forward and active clamp forward converters.

The UCC27211 device feature 3.7A source and 4.5A sink capability, industry best-in-class switching characteristics and a host of other features listed in Table 6-1. These features combine to ensure efficient, robust and reliable operation in high-frequency switching power circuits.


Table 6-1. UCC27211 Highlights

1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1									
FEATURE	BENEFIT								
3.7A source and 4.5A sink	High peak current ideal for driving large power MOSFETs with minimal power loss (fast-drive capability at Miller plateau)								
Input pins (HI and LI) can directly handle –10VDC up to 20VDC	Increased robustness and ability to handle under/overshoot. Can interface directly to gate-drive transformers without having to use rectification diodes								
120V internal boot diode	Provides voltage margin to meet telecom 100V surge requirements								
Switch node (HS pin) able to handle –(24 – VDD) V maximum for 100ns	Allows the high-side channel to have extra protection from inherent negative voltages caused parasitic inductance and stray capacitance.								
Robust ESD circuitry to handle voltage spikes	Excellent immunity to large dV/dT conditions								
20ns propagation delay with 7.2ns / 5.5ns rise/fall Times	Best-in-class switching characteristics and extremely low-pulse transmission distortion								
4ns (typ) delay matching between channels	Avoids transformer volt-second offset in bridge								
Symmetrical UVLO circuit	Ensures high-side and low-side shut down at the same time								
TTL optimized thresholds with increased hysteresis	Complementary to analog or digital PWM controllers. Increased hysteresis offers added noise immunity								

In the UCC27211 device the high side and low side each have independent inputs which allow maximum flexibility of input control signals in the application. The boot diode for the high-side driver bias supply is internal to the device. The UCC27211 is the TTL or logic compatible version. The high-side driver is referenced to the switch node (HS) which is typically the source pin of the high-side MOSFET and drain pin of the low-side MOSFET. The low-side driver is referenced to  $V_{SS}$  which is typically ground. The functions contained are the input stages, UVLO protection, level shift, boot diode, and output driver stages.



#### 6.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

### 6.3 Feature Description

#### 6.3.1 Input Stages

The input stages provide the interface to the PWM output signals. The input stages of the UCC27211 have impedance of  $68k\Omega$  nominal and input capacitance is approximately 4pF. Pull-down resistance to  $V_{SS}$  (ground) is  $68k\Omega$ . The logic level compatible input provides a rising threshold of 2.3V and a falling threshold of 1.6V.

#### 6.3.2 Undervoltage Lockout (UVLO)

The bias supplies for the high-side and low-side drivers have UVLO protection.  $V_{DD}$  as well as  $V_{HB}$  to  $V_{HS}$  differential voltages are monitored. The  $V_{DD}$  UVLO disables both drivers when  $V_{DD}$  is below the specified threshold. The rising  $V_{DD}$  threshold is 7.0V with 0.5V hysteresis. The VHB UVLO disables only the high-side driver when the  $V_{HB}$  to  $V_{HS}$  differential voltage is below the specified threshold. The  $V_{HB}$  UVLO rising threshold is 6.7V with 1.1V hysteresis.

#### 6.3.3 Level Shift

The level shift circuit is the interface from the high-side input to the high-side driver stage which is referenced to the switch node (HS). The level shift allows control of the HO output referenced to the HS pin and provides excellent delay matching with the low-side driver.

#### 6.3.4 Boot Diode

The boot diode necessary to generate the high-side bias is included in the UCC27211 family of drivers. The diode anode is connected to  $V_{DD}$  and cathode connected to  $V_{HB}$ . With the  $V_{HB}$  capacitor connected to HB and the HS pins, the  $V_{HB}$  capacitor charge is refreshed every switching cycle when HS transitions to ground. The boot diode provides fast recovery times, low diode resistance, and voltage rating margin to allow for efficient and reliable operation.

#### 6.3.5 Output Stages

The output stages are the interface to the power MOSFETs in the power train. High slew rate, low resistance and high peak current capability of both output drivers allow for efficient switching of the power MOSFETs. The low-side output stage is referenced from  $V_{DD}$  to  $V_{SS}$  and the high side is referenced from  $V_{HB}$  to  $V_{HS}$ .

#### 6.4 Device Functional Modes

The device operates in normal mode and UVLO mode. See the *Section 6.3.2* section for information on UVLO operation mode. In the normal mode the output state is dependent on states of the HI and LI pins. Table 6-2 lists the output states for different input pin combinations.

Table 6-2. Device Logic Table

HI Pin	LI Pin	HO <sup>(1)</sup>	LO <sup>(2)</sup>
L	L	L	L
L	Н	L	Н
Н	L	Н	L
Н	Н	Н	Н

- (1) HO is measured with respect to HS.
- (2) LO is measured with respect to VSS.

## 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 7.1 Application Information

To effect fast switching of power devices and reduce associated switching power losses, a powerful gate driver is employed between the PWM output of controllers and the gates of the power semiconductor devices. Also, gate drivers are indispensable when it is impossible for the PWM controller to directly drive the gates of the switching devices. With the advent of digital power, this situation will be often encountered because the PWM signal from the digital controller is often a 3.3V logic signal which cannot effectively turn on a power switch. Level shifting circuitry is needed to boost the 3.3V signal to the gate-drive voltage (such as 12V) in order to fully turn on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN/PNP bipolar transistors in totem-pole arrangement, being emitter follower configurations, prove inadequate with digital power because they lack level-shifting capability. Gate drivers effectively combine both the level-shifting and buffer-drive functions. Gate drivers also find other needs such as minimizing the effect of high-frequency switching noise by locating the high-current driver physically close to the power switch, driving gate-drive transformers and controlling floating power-device gates, reducing power dissipation and thermal stress in controllers by moving gate charge power losses from the controller into the driver.

Finally, emerging wide band-gap power device technologies such as GaN based switches, which are capable of supporting very high switching frequency operation, are driving very special requirements in terms of gate drive capability. These requirements include operation at low VDD voltages (5V or lower), low propagation delays and availability in compact, low-inductance packages with good thermal capability. In summary gate-driver devices are extremely important components in switching power, combining benefits of high-performance, low-cost component count and board-space reduction as well as simplified system design.

#### 7.2 Typical Application




Figure 7-1. Typical Application Diagram 1

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback






Figure 7-2. Typical Application Diagram 2

## 7.2.1 Design Requirements

Table 7-1. Design Specifications

	•
DESIGN PARAMETER	EXAMPLE VALUE
Supply voltage, VDD	12V
Voltage on HS, VHS	0V to 100V
Voltage on HB, VHB	12V to 112V
Output current rating, IO	-4.5A/3.7A
Operating frequency	500kHz

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

#### 7.2.2 Detailed Design Procedure

#### 7.2.2.1 Input Threshold Type

The UCC27211 has an input maximum voltage range from -10V to 20V. This increased robustness means that the device can be directly interfaced to gate drive transformers. The UCC27211 features TTL compatible input threshold logic, with wide hysteresis. The threshold voltage levels are low voltage and independent of the VDD supply voltage, which allows compatibility with both logic-level input signals from microcontrollers as well as higher-voltage input signals from analog controllers. See the Electrical Characteristics table for the actual input threshold voltage levels and hysteresis specifications.

#### 7.2.2.2 V<sub>DD</sub> Bias Supply Voltage

The bias supply voltage to be applied to the VDD pin of the device should never exceed the values listed in the Recommended Operating Conditions table. However, different power switches demand different voltage levels to be applied at the gate terminals for effective turnon and turnoff. With certain power switches, a positive gate voltage may be required for turnon and a negative gate voltage may be required for turnoff, in which case the VDD bias supply equals the voltage differential. With a wide operating range from 8V to 17V, the UCC27211 device can be used to drive a variety of power switches, such as Si MOSFETs, IGBTs, and wide-bandgap power semiconductors.

#### 7.2.2.3 Peak Source and Sink Currents

Generally, the switching speed of the power switch during turnon and turnoff should be as fast as possible in order to minimize switching power losses. The gate driver device must be able to provide the required peak current for achieving the targeted switching speeds with the targeted power MOSFET. The system requirement for the switching speed is typically described in terms of the slew rate of the drain-to-source voltage of the power MOSFET (such as  $dV_{DS}/dt$ ). For example, the system requirement might state that a SPP20N60C3 power MOSFET must be turned-on with a  $dV_{DS}/dt$  of 20V/ns or higher with a DC bus voltage of 400V in a continuous-conduction-mode (CCM) boost PFC-converter application. This type of application is an inductive hard-switching application and reducing switching power losses is critical. This requirement means that the entire drain-to-source voltage swing during power MOSFET turnon event (from 400V in the OFF state to  $V_{DS(on)}$  in on state) must be completed in approximately 20ns or less. When the drain-to-source voltage swing occurs, the Miller charge of the power MOSFET (QGD parameter in SPP20N60C3 data sheet is 33nC typical) is supplied by the peak current of gate driver. According to power MOSFET inductive switching mechanism, the gate-to-source voltage of the power MOSFET at this time is the Miller plateau voltage, which is typically a few volts higher than the threshold voltage of the power MOSFET,  $V_{GS(TH)}$ .

To achieve the targeted dV<sub>DS</sub>/dt, the gate driver must be capable of providing the Q<sub>GD</sub> charge in 20ns or less. In other words a peak current of 1.65A (= 33nC / 20ns) or higher must be provided by the gate driver. The UCC27211 gate driver is capable of providing 4A peak sourcing current which clearly exceeds the design requirement and has the capability to meet the switching speed needed. The 2.4x overdrive capability provides an extra margin against part-to-part variations in the Q<sub>GD</sub> parameter of the power MOSFET along with additional flexibility to insert external gate resistors and fine tune the switching speed for efficiency versus EMI optimizations. However, in practical designs the parasitic trace inductance in the gate drive circuit of the PCB will have a definitive role to play on the power MOSFET switching speed. The effect of this trace inductance is to limit the dI/dt of the output current pulse of the gate driver. In order to illustrate this, consider output current pulse waveform from the gate driver to be approximated to a triangular profile, where the area under the triangle (1/2) ×I<sub>PEAK</sub> × time) would equal the total gate charge of the power MOSFET (QG parameter in SPP20N60C3 power MOSFET datasheet = 87nC typical). If the parasitic trace inductance limits the dl/dt then a situation may occur in which the full peak current capability of the gate driver is not fully achieved in the time required to deliver the QG required for the power MOSFET switching. In other words the time parameter in the equation would dominate and the IPEAK value of the current pulse would be much less than the true peak current capability of the device, while the required QG is still delivered. Because of this, the desired switching speed may not be realized, even when theoretical calculations indicate the gate driver is capable of achieving the targeted switching speed. Thus, placing the gate driver device very close to the power MOSFET and designing a tight gate drive-loop with minimal PCB trace inductance is important to realize the full peak-current capability of the gate driver.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

#### 7.2.2.4 Propagation Delay

The acceptable propagation delay from the gate driver is dependent on the switching frequency at which it is used and the acceptable level of pulse distortion to the system. The UCC27211 features 20ns (typical) propagation delays which ensures very little pulse distortion and allows operation at very high-frequencies. See the Electrical Characteristics table for the propagation and switching characteristics of the device.

#### 7.2.2.5 Power Dissipation

Power dissipation of the gate driver has two portions as shown in Equation 1.

$$P_{DISS} = P_{DC} + P_{SW} \tag{1}$$

The DC portion of the power dissipation is PDC =  $I_Q$  x VDD where  $I_Q$  is the quiescent current for the driver. The quiescent current is the current consumed by the device to bias all internal circuits such as input stage, reference voltage, logic circuits, protections, and also any current associated with switching of internal devices when the driver output changes state (such as charging and discharging of parasitic capacitances, parasitic shoot-through, and so forth). The UCC27211 features very low quiescent currents (less than 0.17mA, refer to the Electrical Characteristics table and contain internal logic to eliminate any shoot-through in the output driver stage. Thus the effect of the PDC on the total power dissipation within the gate driver can be safely assumed to be negligible. The power dissipated in the gate-driver package during switching (PSW) depends on the following factors:

- Gate charge required of the power device (usually a function of the drive voltage VG, which is very close to input bias supply voltage VDD)
- Switching frequency
- Use of external gate resistors. When a driver device is tested with a discrete, capacitive load calculating the power that is required from the bias supply is fairly simple. The energy that must be transferred from the bias supply to charge the capacitor is given by Equation 2.

$$EG = \frac{1}{2}C_{LOAD}V_{DD}^{2}f_{SW}$$
 (2)

- where
- C<sub>LOAD</sub> is load capacitor
- V<sub>DD</sub> is bias voltage feeding the driver

There is an equal amount of energy dissipated when the capacitor is charged. This leads to a total power loss given by Equation 3.

$$PG = C_{LOAD}V_{DD}^{2}f_{SW}$$
 (3)

#### where

f<sub>SW</sub> is the switching frequency


The switching load presented by a power MOSFET/IGBT is converted to an equivalent capacitance by examining the gate charge required to switch the device. This gate charge includes the effects of the input capacitance plus the added charge needed to swing the drain voltage of the power device as it switches between the ON and OFF states. Most manufacturers provide specifications of typical and maximum gate charge, in nC, to switch the device under specified conditions. Using the gate charge Qg, determine the power that must be dissipated when charging a capacitor which is calculated using the equation  $Q_G = C_{LOAD} \times V_{DD}$  to provide Equation 4 for power.

$$P_G = C_{LOAD}V_{DD}^2 f_{SW} = Q_G V_{DD} f_{SW}$$
(4)

This power P<sub>G</sub> is dissipated in the resistive elements of the circuit when the MOSFET/IGBT is being turned on or off. Half of the total power is dissipated when the load capacitor is charged during turnon, and the other half is dissipated when the load capacitor is discharged during turnoff. When no external gate resistor is employed between the driver and MOSFET/IGBT, this power is completely dissipated inside the driver package. With the

use of external gate-drive resistors, the power dissipation is shared between the internal resistance of driver and external gate resistor.

#### 7.2.3 Application Curves



**Propagation Delay** 




Figure 7-4. LO Fall Time and LI to LO Turn-off **Propagation Delay** 




Figure 7-5. HO Rise Time and HI to HO Turn-on **Propagation Delay** 




Figure 7-6. HO Fall Time and HI to HO Turn-off **Propagation Delay** 



## 8 Power Supply Recommendations

The bias supply voltage range for which the UCC27211 device is rated to operate is from 8V to 17V. The lower end of this range is governed by the internal undervoltage-lockout (UVLO) protection feature on the V<sub>DD</sub> pin supply circuit blocks. Whenever the driver is in UVLO condition when the V<sub>DD</sub> pin voltage is below the V<sub>(ON)</sub> supply start threshold, this feature holds the output low, regardless of the status of the inputs. The upper end of this range is driven by the 20V absolute maximum voltage rating of the V<sub>DD</sub> pin of the device (which is a stress rating). Keeping a 3V margin to allow for transient voltage spikes, the maximum recommended voltage for the V<sub>DD</sub> pin is 17V. The UVLO protection feature also involves a hysteresis function. This means that when the V<sub>DD</sub> pin bias voltage has exceeded the threshold voltage and device begins to operate, and if the voltage drops, then the device continues to deliver normal functionality unless the voltage drop exceeds the hysteresis specification V<sub>DD(hys)</sub>. Therefore, ensuring that, while operating at or near the 8V range, the voltage ripple on the auxiliary power supply output is smaller than the hysteresis specification of the device is important to avoid triggering device shutdown. During system shutdown, the device operation continues until the V<sub>DD</sub> pin voltage has dropped below the V<sub>(OFF)</sub> threshold which must be accounted for while evaluating system shutdown timing design requirements. Likewise, at system startup, the device does not begin operation until the V<sub>DD</sub> pin voltage has exceeded above the V<sub>(ON)</sub> threshold. The quiescent current consumed by the internal circuit blocks of the device is supplied through the V<sub>DD</sub> pin. Although this fact is well known, recognizing that the charge for source current pulses delivered by the LO pin is also supplied through the same V<sub>DD</sub> pin is important. As a result, every time a current is sourced out of the LO pin a corresponding current pulse is delivered into the device through the V<sub>DD</sub> pin. Thus ensuring that a local bypass capacitor is provided between the V<sub>DD</sub> and GND pins and located as close to the device as possible for the purpose of decoupling is important. A low ESR, ceramic surface mount capacitor is a must. TI recommends using a capacitor in the range 0.22uF to 4.7uF between V<sub>DD</sub> and GND. In a similar manner, the current pulses delivered by the HO pin are sourced from the HB pin. Therefore a 0.022uF to 0.1uF local decoupling capacitor is recommended between the HB and HS pins.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

## 9 Layout

### 9.1 Layout Guidelines

To improve the switching characteristics and efficiency of a design, the following layout rules should be followed.

- Locate the driver as close as possible to the MOSFETs.
- Locate the V<sub>DD</sub>-V<sub>SS</sub> and V<sub>HB</sub>-V<sub>HS</sub> (bootstrap) capacitors as close as possible to the device (see Figure 9-1).
- Pay close attention to the GND trace. Use the thermal pad of the DDA and DRM package as GND by
  connecting it to the VSS pin (GND). The GND trace from the driver goes directly to the source of the
  MOSFET but should not be in the high current path of the MOSFET(S) drain or source current.
- Use similar rules for the HS node as for GND for the high-side driver.
- For systems using multiple UCC27211 devices we recommend that dedicated decoupling capacitors be located at V<sub>DD</sub>-V<sub>SS</sub> for each device.
- Care should be taken to avoid VDD traces being close to LO, HS, and HO signals.
- Use wide traces for LO and HO closely following the associated GND or HS traces. 60 to 100mils width is
  preferable where possible.
- Use as least two or more vias if the driver outputs or SW node must be routed from one layer to another.
   For GND the number of vias must be a consideration of the thermal pad requirements as well as parasitic inductance.
- Avoid LI and HI (driver input) going close to the HS node or any other high dV/dT traces that can induce significant noise into the relatively high impedance leads.

Keep in mind that a poor layout can cause a significant drop in efficiency or system malfunction versus a good PCB layout and can even lead to decreased reliability of the whole system.

#### 9.2 Layout Example




Figure 9-1. UCC27211 Component Placement

#### 9.3 Thermal Considerations

The useful range of a driver is greatly affected by the drive-power requirements of the load and the thermal characteristics of the package. In order for a gate driver to be useful over a particular temperature range the package must allow for the efficient removal of the heat produced while keeping the junction temperature within rated limits. The thermal metrics for the driver package is listed in Thermal Information. For detailed information regarding the table, please refer to the Application Note from Texas Instruments entitled *IC Package Thermal Metrics* (SPRA953). The UCC27211 device is offered in SOIC (8), SOIC PowerPad (8), WSON (10) or VSON (8).

Copyright © 2024 Texas Instruments Incorporated

## 10 Device and Documentation Support

## 10.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### **10.2 Documentation Support**

#### 10.2.1 Related Documentation

These references and links to additional information may be found at www.ti.com

- Additional layout guidelines for PCB land patterns may be found in, QFN/SON PCB Attachment, Application Brief (SLUA271)
- Additional thermal performance guidelines may be found in, *PowerPAD™ Thermally Enhanced Package Application Report*, Application Report (SLMA002)
- Additional thermal performance guidelines may be found in, PowerPAD™ Made Easy, Application Report (SLMA004)

#### 10.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 10.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.5 Trademarks

PowerPAD<sup>™</sup> is a trademark of Texas Instruments.

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 10.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



## 11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision F (November 2014) to Revision G (July 2024)	ge
•	Changed document title to reflect key features of the device.	1
•	Updated several specifications to reflect the device characteristics	1
•	Deleted all references to UCC27210 since device is obsolete	1
•	Changed Features section: 1) Changed junction temperature range specification from -40°C to 140°C to	
	-40°C to 150°C. 2) Changed peak currents to reflect specification, no change in actual drive strength (from	
	4A/4A to 3.7A/4.5A. 3) Deleted 0.9-Ω Pullup and Pulldown Resistance since it is not specified in the Electric	cal
	Characteristics. 4) Deleted Pseudo-CMOS Compatible Input which is not a feature of the UCC27211A device	
	5) Changed typical specifications mentioned for delay matching and propagation delay to reflect the	
	information in the Electrical Characteristics table: from 2-ns delay matching, 18-ns propagation delay to 4-ns	s
	delay matching, 20-ns propagation delay.	
•	Updated Applications section with list of top 5 typical applications	
•	Changed Description section: 1) Changed peak current to display typical pull-up/pull-down, no change in	
	actual specification - from 4A4/A to 3.7A/4.5A. 2) Deleted pullup/pulldown resistance information since this i	is
	not an actual specification in the Electrical Characteristics table. 3) Changed HS transient tolerance to matc	
	the specification in the Absolute Maximum table - from -18V to -(VDD-24)V. 4) Changed delay matching to	
	match specification in the Electrical Characteristics table - from 2ns to 4ns.	1
	Updated Absolute Maximum Ratings section to remove "Lead temperature (soldering, 10s)"	
•	Updated Recommended Operating Conditions: Operating Junction Temperature maximum changed from	
	140°C to 150°C	5
•	Updated Thermal Information section to reflect device characteristics.	
•	Removed specifications with test condition "DDA only" since all specifications apply to all package variants.	
•	Removed specifications for UCC27210.	5
•	Updated Supply Currents specifications in the Electrical Characteristics table: 1) I <sub>DD</sub> minimum specification	1
	removed. 2) I <sub>DD</sub> typical changed (From: 0.085mA. To: 0.11mA). 3) I <sub>DDO</sub> typical changed (From: 2.5mA. To:	1 o om ectrical levice.  4-ns1 n ethis is match to
	1.4mA). 4) I <sub>DDO</sub> maximum changed (From: 5.2mA. To: 3mA. 5) I <sub>HB</sub> minimum specification removed. 6) I <sub>HBO</sub>	
	typical changed (From: 2.5mA. To: 1.3mA). 7) I <sub>HBO</sub> maximum changed (From: 5mA. To: 3mA). 8) I <sub>HBS</sub> test	
	condition changed to match V <sub>HS</sub> maximum recommended operating conditions (From: 115V. To: 105V). 9)	
	I <sub>HBSO</sub> typical changed (From: 0.07mA. To: 0.03mA). 10) I <sub>HBSO</sub> maximum changed (From: 1.2mA. To: 1mA).	. 5
•	Updated Input specifications in the Electrical Characteristics table: UCC27211 V <sub>LIT</sub> minimum changed (Fron	
•	Updated Bootstrap diode specifications in the Electrical Characteristics table: 1) V <sub>F</sub> maximum changed	
	(From: 0.8V. To: 0.85V). 2) V <sub>FI</sub> typical changed (From: 0.85V. To: 0.9V), and maximum changed (From: 0.95	ōV.
	To: 1.05V). 3) R <sub>D</sub> test conditions changed (From: 100mA and 80mA. To: 180mA and 160mA). 4) R <sub>D</sub> typical	
		5
•	Updated LO/HO Gate Driver specifications in the Electrical Characteristics table: 1) Minimum specification	
	removed for V <sub>LOL</sub> , V <sub>LOH</sub> , V <sub>HOL</sub> , V <sub>HOH</sub> . 2) V <sub>LOL</sub> and V <sub>HOL</sub> typical changed (From 0.09V. To 0.07V). 3) V <sub>LOH</sub> and	ıd
	V <sub>HOH</sub> typical changed (From: 0.16V. To: 0.11V)	
•	Updated Switching Characteristics - Propagation Delays table: 1) Changed T <sub>DLFF</sub> and T <sub>DHFF</sub> typicals (From:	
	17ns. To: 19ns). 2) Changed T <sub>DLRR</sub> and T <sub>DHRR</sub> typicals (From: 18ns. To: 20ns)	
•	Updated Switching Characteristics - Delay Matching table: 1) Changed T <sub>MON</sub> and T <sub>MOFF</sub> typicals (From: 2ns	
	To: 4ns). 2) Changed T <sub>MON</sub> and T <sub>MOFF</sub> across temperature maximum (From: 14ns. To: 17ns)	
•	Updated Switching Characteristis - Output Rise and Fall Time table: 1) t <sub>R</sub> typical changed (From: 0.36us. To	
	0.27us). 2) t <sub>F</sub> typical changed (From: 0.15us. To: 0.16us)	
•	Updated Switching Characteristics - Miscellaneous table: t <sub>IN PW</sub> maximum changed (From: 50ns. To: 40ns).	
•	Updated all plots in Typical Characteristics section to reflect the typical specification of the device	
•	Updated Input Stages section to match the input pulldown resistance typical specification in the Electrical	
	Characteristics table, changed from 70kΩ to 68kΩ. Changed input capacitance from 2pF to 4pF	13



<u>.</u>	Changed application curves to display propagation delay and rise/fall time plots.	19
C	hanges from Revision E (August 2013) to Revision F (November 2014)	Page
•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, L section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Inform	.ayout



## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



www.ti.com 27-Sep-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
UCC27211D	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 140	27211	
UCC27211DDA	OBSOLETE	SO PowerPAD	DDA	8		TBD	Call TI	Call TI	-40 to 140	27211	
UCC27211DDAR	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 140	27211	Samples
UCC27211DPRR	ACTIVE	WSON	DPR	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 140	UCC 27211	Samples
UCC27211DPRT	OBSOLETE	E WSON	DPR	10		TBD	Call TI	Call TI	-40 to 140	UCC 27211	
UCC27211DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 140	27211	Samples
UCC27211DRMR	ACTIVE	VSON	DRM	8	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 140	27211	Samples
UCC27211DRMT	OBSOLETE	VSON	DRM	8		TBD	Call TI	Call TI	-40 to 140	27211	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 27-Sep-2024

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Sep-2024

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC27211DDAR	SO PowerPAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
UCC27211DPRR	WSON	DPR	10	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
UCC27211DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC27211DRMR	VSON	DRM	8	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com 25-Sep-2024




#### \*All dimensions are nominal

	7 till dillitorioriorio di o riorimilar							
	Device	evice Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	UCC27211DDAR	SO PowerPAD	DDA	8	2500	364.0	364.0	27.0
ı	UCC27211DPRR	WSON	DPR	10	3000	346.0	346.0	33.0
ı	UCC27211DR	SOIC	D	8	2500	356.0	356.0	35.0
	UCC27211DRMR	VSON	DRM	8	3000	356.0	356.0	35.0



PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4202561/G



# DDA (R-PDSO-G8)

# PowerPAD ™ PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.



# DDA (R-PDSO-G8)

# PowerPAD™ PLASTIC SMALL OUTLINE

#### THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206322-6/L 05/12

NOTE: A. All linear dimensions are in millimeters



# DDA (R-PDSO-G8)

# PowerPAD™ PLASTIC SMALL OUTLINE



#### NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



# DRM (S-PVSON-N8)

# PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. SON (Small Outline No—Lead) package configuration.

  The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.






#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

Bottom View

# DRM (S-PDSO-N8)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">https://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.





SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated