feat(pins): implement XDC emitter from Pins IR#380
Closed
Conversation
Add three layers of TRI tooling: 1. t27c subcommands: tri-status, tri-skill-begin/end, tri-cell-checkpoint/seal, tri-gen, tri-test, tri-verdict, tri-experience-save 2. Standalone 'tri' binary (cli/tri/) with full PHI LOOP workflow 3. MCP server (cli/tri-mcp/) exposing 10 tools via JSON-RPC 2.0 over stdio Add GitHub Actions workflow for FPGA E2E build: - fpga-smoke: Verilog generation only (fast, every PR) - fpga-synthesis: Yosys synthesis + JSON netlist - fpga-report: Summary of pipeline status Closes #367
New specs/pins/ directory with:
- ir.t27: Pins IR model (PinLocation, IoStandard, SignalReference,
Binding, Design) with test blocks for construction invariants
- emitter_xdc.t27: XDC constraint generator with:
- emit_pin: set_property PACKAGE_PIN/IOSTANDARD for any Binding
- emit_clock: create_clock for clock bindings
- emit_design: full XDC output for a Design
- emit_design_nextpnr: nextpnr-compatible format (no current_design,
no set_false_path)
- qmtech_xc7a100t_minimal(): 12-binding preset for XC7A100T board
- 7 test blocks + 1 invariant (all pins non-empty)
Both specs parse and gen-verilog successfully. Sealed.
Closes #367
gHashTag
force-pushed
the
feat/pins-xdc-emitter
branch
from
d1b7069 to
4f493f5
Compare
Owner
Author
|
Superseded by #385 (Pins IR + XDC emitter) which is already merged with 21 tests, 7 invariants, and full conflict detection. This PR had an earlier, simpler version of the same specs. |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Summary
Creates
specs/pins/domain with two.t27specs:ir.t27— Pins IR modelPinLocation(name, bank),IoStandard(name),SignalReference(port, optional index)Binding(signal + pin + iostandard + is_clock + clock_period_ns + pullup)Design(name + bindings vector)LVCMOS33,LVCMOS18,LVDS25emitter_xdc.t27— XDC constraint generatoremit_pin(binding)→set_property -dict { PACKAGE_PIN ... IOSTANDARD ... } [get_ports ...]emit_clock(binding)→create_clock -period ... -name ... [get_ports ...]emit_design(design)→ full Vivado XDCemit_design_nextpnr(design)→ nextpnr-compatible XDC (no unsupported commands)qmtech_xc7a100t_minimal()→ 12-binding preset matching working XC7A100T bitstreamVerification
Closes #367