



CZECH TECHNICAL
UNIVERSITY
IN PRAGUE

F3

**Faculty of Electrical Engineering
Department of Measurement**

Bachelor's Thesis

On-board computer for PC104 format CubeSats

Filip Geib
Cybernetics and Robotics

February 2021
<https://github.com/visionspacetec/VST104>
Supervisor: Ing. Vojtěch Petrucha, Ph.D.

Draft: 26. 3. 2021

Acknowledgement / Declaration

I hereby declare that the presented thesis is my own work and that I have cited all sources of information in accordance with the Guideline for adhering to ethical principles when elaborating an academic final thesis.

I acknowledge that my thesis is subject to the rights and obligations stipulated by the Act No. 121/2000 Coll., the Copyright Act, as amended. In accordance with Article 46 (6) of the Act, I hereby grant a nonexclusive authorization (license) to utilize this thesis, including any and all computer programs incorporated therein or attached thereto and all corresponding documentation (hereinafter collectively referred to as the "Work"), to any and all persons that wish to utilize the Work. Such persons are entitled to use the Work for non-profit purposes only, in any way that does not detract from its value. This authorization is not limited in terms of time, location and quantity.

In Prague on February 25, 1999

.....

Abstrakt / Abstract

Klúčové slová: CubeSat; PC104; OBC; hardvér; PCB dizajn; schémy.

Preklad titulu: Palubný počítač pre CubeSaty formátu PC104

Keywords: CubeSat; PC104; OBC; hardware; PCB design; schematics.

/ Contents

1 Introduction	1
2 Board Sierra - description	2
2.1 CubeSat concept	2
2.2 OBC requirements	2
2.2.1 Radiation and redundancy .	2
2.2.2 Capabilities and features .	2
2.2.3 Components certification .	3
2.2.4 Components selection . . .	3
2.3 PCI104 standard	3
2.3.1 Mechanical specification .	3
2.3.2 Main header pinout	3
2.4 PCB design and assembly . . .	3
2.4.1 PCB specifications	3
2.4.2 Routing and fanout	3
3 Board Sierra - submodules	4
3.1 Microcontroller	4
3.1.1 Schematic design	4
3.1.2 PCB design	5
3.2 External clock sources	5
3.3 Power management	6
3.4 Peripheral isolators	7
3.5 External memory	8
3.6 CAN bus drivers	8
3.7 Temperature monitoring	9
4 Board Delta	10
4.1 Circuit modification	10
4.2 PCB modification	10
5 Element Foxtrot	11
5.1 PCB specifications	11
5.2 Power input handling	11
5.2.1 Ordinary power source . .	11
5.2.2 USB-C power source . . .	11
5.3 Voltage conversion	11
5.4 PC104 modules slots	11
6 Board Sierra - testing	12
6.1 Testing software	12
6.2 Radiation testing	12
6.3 Environmental testing	12
7 Conclusion	13
References	14
A Thesis Assignment	17
B Schematic diagrams	18
C PCB fanout	21
D Additional materials	23

Tables / Figures

3.1	Microcontroller characteristics ...	4
3.2	Power management rating	7
7.1	Unqualified parts variants	23
3.1	Microcontroller circuitry	5
3.2	Clock sources schematic	6
3.3	Power management diagram.....	6
3.4	Peripheral isolators diagram	7
3.5	Peripheral isolators schematic ...	8
3.6	CAN drivers schematic	8
7.1	Thesis assignment	17
7.3	Power management schematic .	18
7.4	External memory schematic ...	18
7.2	Microcontroller schematic	19
7.5	Temp. monitoring schematic ..	20
7.6	Clock sources circuitry	21
7.7	Power management circuitry ..	22
7.8	Peripheral isolators circuitry ..	22

[chap:intro]

Chapter 1

Introduction

Chapter 2

Board Sierra - description

2.1 CubeSat concept

2.2 OBC requirements

2.2.1 Radiation and redundancy

Occasionally traveling through weaker parts of the Earth's magnetic field and not shielded by the Earth's atmosphere, the CubeSats have to operate in an environment full of radiation. A direct hit of a high-energy particle might have serious consequences for OBC functionality. These include transistor gate ruptures, memory bit flips, software upsets, or latch-ups. A proper strategy must be taken to increase the OBC durability and ability to handle such an error, resulting in maximizing a possible mission life.

One approach is to use special radiation-hardened components. This strategy is typical for professional and more expensive satellites than the CubeSats. These components are usually bigger, more costly, and have less functionality than ordinary COTS.

Considering the size and budget requirements of our OBC, we chose to implement another option. Instead of the previously mentioned physical hardening technique, a logical one was realized. The OBC hosts many schematic design-related features ensuring the proper handling of any radiation-related event. These include: i) over-current sensing power management, ii) separate peripheral isolators, iii) full high-impedance mode requested by the higher logic, iv) triple-redundant memories, v) multiple temperature sensors. A fully double-redundant OBC is presented in chapter ??.

[chap2:features]

2.2.2 Capabilities and features

Having in mind the expectations of the VST supervisors, features common for OBCs by different professional manufacturers, and design requirements implied by the radiation, we created and implemented the following list of desired OBC's features:

- **Microcontroller:**
- **External clock sources:** The MCU has two internal resistor-capacitor (RC) oscillators that can be used to drive a master system clock and auxiliary clocks [1]. These internal oscillators have a significantly lower frequency stability and a higher temperature dependency than the external ones [2]. Therefore, to ensure the clock reliability in the harsh space environment, we had to implement external clock sources.
- **Robust power management:** The electric power subsystem (EPS) is known to be the most vital subsystem of a spacecraft. Its reliability and error handling should be ensured by the power control and distribution unit (PDCU). However, it is a good engineering practice by professional OBC manufacturers to include an additional power control to their designs [3–11]. Our OBC requires 3.3[V] and 5[V] power inputs from the main power buses. In the case of their malfunction, it is our responsibility

to sense it and power down the OBC. This feature is also important for some of the OBC on-earth user cases. During a hardware development or a system presentation, the user might misconnect the power line or use an unsupported power source.

- **Isolation of the peripherals:** The spacecraft OBC is connected to many data buses shared among all other subsystems. In some scenarios, the OBC must be able to isolate itself from a specific or multiple data buses. For example, to switch between OBCs in a redundant configuration, handle the failure on a data bus, or prevent unintentional interferences. Standard approaches to addressing this isolation feature are analog switches [12], optocouplers [13], or FPGAs [3]. These isolators should also guarantee that all data lines are high impedance when the OBC is powered off.
- **Redundant external memory:**
- **CAN bus peripherals:**
- **Temperature monitoring:**
- **Maximal payload sector:**

2.2.3 Components certification

[chap:componentsSelection]

2.2.4 Components selection

After listing all of the technical requirements for a specific electronic part, we had to choose a particular component. As there are usually multiple similar components from various manufacturers, we had to use additional criteriums for the selection process.

As this OBC module is not primarily designed for an actual space flight (explained in chapter ??), an individual component's price is not negligible. With a lower overall cost of the OBC, a broader project expansion in the LibreCube community can be achieved. Thus components with sufficient attributes but lower price were favored.

Another criterium in the component selection was the available PCB surface. As a result of maximizing the payload sector of the PC104 module, the actual OBC subsystem area was significantly decreased. Therefore the components of smaller dimensions available in fine-pitch packages (e.g. SSOP or QFN) were preferred. After researching the technical capabilities and related costs of PCB manufacturers, we decided not to use the BGA package components. Their significantly small footprints would require more precise fanout, resulting in increased manufacturing difficulty and price.

Different components are available from various distributors, which can prolong the assembling process. We chose to use Mouser Electronics for purchasing the components. Therefore the availability of a specific component in this store was also a selection factor. This decision was influenced by the VST supervisors and previous experiences.

2.3 PCI104 standard

2.3.1 Mechanical specification

2.3.2 Main header pinout

2.4 PCB design and assembly

2.4.1 PCB specifications

2.4.2 Routing and fanout

Chapter 3

Board Sierra - submodules

3.1 Microcontroller

The processing unit is the most important part of the OBC. Professional designs use a wide variety of different instruction set architectures [3, 5–7, 10]. However, the ARM architecture seems to be more popular [4, 8–9, 11]. This architecture is known for its good multiprocessing support, low power consumption, affordable pricing, and broad spectrum of existing applications. Considering these benefits and influenced by the LibreCube and TUDSaT, our VST supervisors decided to pick an STM32 MCU.

Our task was to choose a particular model of this 32-bit, Arm and Cortex-M based MCU. Aiming rather for a low-power than high-performance characteristics, we decided to select an L series. Particularly the L4 series as it combines the largest flash memory size with the highest number of general-purpose input/output pins (GPIOs) [14]. Although, only one device from the L4 series is equipped with two CAN bus channels. As the presence of a second bus is crucial for our double-redundant approach, the STM32L496xx option was selected. This family comes in six different packages. Avoiding all of the BGA-like ones (as described in chapter 2.2.4) narrows the selection to Zx, Vx, and Rx variants. The Zx is the most capable one in terms of flash size and GPIO count. Therefore the STM32L496ZG (G stands for extended operating temperature range) was our final choice [1]. Some of its key characteristics are listed in table 3.1.

Max. frequency	80 [MHz]	SPI	3
Flash memory	1 [MB]	I2C	4
Static RAM	320 [kB]	UART	5
Comparators	2	CAN	2
Op. amplifiers	2	GPIO	115
Temperature	−40 to 125 [°C]	DAC	2

[tab:microcontroller]

Table 3.1. Highlighted characteristics of the STM32L469ZG microcontroller [1].

3.1.1 Schematic design

The MCU pin assignment was continuously changing during the entire process of OBC schematic and PCB design. Its final state is presented in figure 7.2. We attempted to maximize the number of user-free GPIOs with added functionalities such as ADC or PWM while keeping the fanout manageable. A significant help during this process was the CubeMX tool of the STM32CubeIDE, visualizing all of the pinout combinations with a specific functionality. Each of the 3.3[V] tolerant pins was used only for the internal circuitry, resulting in a fully 5[V] tolerant main PC104 header connection.

A significant number of filtering and reservoir capacitors is needed to ensure the proper MCU functionality. The assignment of correct capacitors to required MCU pins was pretty straightforward, following the device datasheet [1] and STM32L4 hardware

development application note [15]. Furthermore, a $10[\mu\text{H}]$ choke and $120[\Omega]$ at $100[\text{MHz}]$ ferrite bead were placed in series with the analog power input. This LC filter supported by the bead should effectively eliminate both low and high-frequency interference.

The clock and data lines of both I²C busses are equipped with standard $4.7[\text{k}\Omega]$ resistors. Multiple $22[\Omega]$ resistors were placed in series with high-speed clock signals of the SPI interface. Two $0[\Omega]$ resistors are present on *FAULT* and *MODE* lines to facilitate an optional hardware isolation. A $10[\text{k}\Omega]$ resistor at *PH3* is suggested by [15].

■ 3.1.2 PCB design

The location and fanout of the MCU are shown in figure 3.1. The MCU is placed on the PCB top side, covering most of the non-payload area. This big footprint of a LQFP144 package (approximately $2 \times 2[\text{cm}]$) is a consequence of avoiding the BGA packages while still trying to keep the pin count high. All of the capacitors were placed as close to their assigned pins as possible. In some cases, it was necessary to use the bottom side of the PCB. The same approach was applied to the resistors.





Figure 3.1. Highlighted location of microcontroller circuitry.

■ 3.2 External clock sources

A $4 - 48[\text{MHz}]$ high speed external oscillator (HSE) can drive the system clock. Supported types are crystal, ceramic resonator, or silicone oscillator [1]. The last option seems to be the best as it is insensitive to electromagnetic interference (EMI) and vibration. The only downside is its slightly lower temperature rejection [16]. We chose the SiT8924B, a $26[\text{MHz}]$ silicon microelectromechanical system (MEMS) oscillator [17]. Accordingly to the clock configuration tool of the stm32cube software, we can reach various system clock frequencies up to $78[\text{MHz}]$ (the max. is $80[\text{MHz}]$ [1]). The circuitry follows the HSE datasheet [17] and is shown on the right side of figure 3.2. The HSE output *OSE_IN* can be enabled or disabled by the binary *OSC_EN* signal.



[fig:clockSource]

Figure 3.2. Schematic diagram of external clock sources.

A 32.768[kHz] low speed external oscillator (LSE) can drive the real time clock (RTC), hardware auto calibration, or other timing functions. Table 7 in [18] recommends individual crystal resonators for this specific purpose with STM32 MCUs. After a consideration of these options, we decided to use the ABS07AIG ceramic base crystal [19]. The LSE circuitry is based on the reference design in figure 5 in [18]. To achieve a stable frequency of this Pierce oscillator, it is required to determine the values of load capacitors C_{L1} , C_{L2} and an external resistor R_{Ext} . This can be done using equations


$$C_L = \frac{C_{L1}C_{L2}}{C_{L1} + C_{L2}} + C_S \quad \wedge \quad C_{L1} = C_{L2}, \quad (1)$$

$$R_{Ext} = \frac{1}{2\pi f C_{L2}}, \quad (2)$$

where C_L is the crystal load capacitance, f is the crystal oscillation frequency and C_S is the stray capacitance [18]. Values of C_L and f are listed in the crystal datasheet [19]. We can assume as a rule of thumb, that $C_S = 4[\text{pF}]$. The final LSE circuitry with computed values of the components is shown on the left side of figure 3.2.

3.3 Power management

A functional diagram of the implemented power management is shown in figure 3.3. The OBC is connected to each power bus through an electronic fuse (eFuse). This device continuously monitors the bus for events of under-voltage, over-voltage, and over-current¹. As a response to such an event, the eFuse will switch into high impedance and pull down specific input of an AND logic gate. This gate simultaneously controls two load switches, one for each power line. This approach ensures that a fault on one power bus will result in a high impedance of both OBC power inputs. It also eliminates the risk of a death loop, a state where a reset of eFuses is not possible as they are switching each other off. Added benefits of this design are simple current measurements (using the eFuse analog output) and a Kill Switch integration into the AND logic gate.



[fig:powerManagement]

Figure 3.3. Functional diagram of power management circuitry.

¹ This is a crucial feature in handling and resolving a latch-up event.

The final schematic diagram of power management circuitry is shown in figure ???. The most important part of this design is the eFuse, as it covers all of the power control features. We decided to use the TPS25940-Q1 device [20]. Custom monitoring thresholds values can be set following the typical application schematic in figure 10 – 1 in [20]. This was achieved by connecting specific resistors to the device, with values calculated using the TPS2594x design calculation tool [21]. As the logic AND gate, we chose the 74LVC1G11-Q100 [22]. This device is designed to operate in a mixed 3.3V and 5V environment, what corresponds with our application. The last important component is the load switch. In our case, the TPS22965W-Q1 with an inbuilt output discharge function [23]. For a correct operation of the switch, the VBIAS pin should stay saturated for a while after disconnecting the VIN voltage. We achieved this behavior by charging a capacitor connected to the VBIAS from the VIN through a Schottky diode. Four reservoir capacitors are placed on both sides of the load switches, following the suggestions in [20, 23]. Nominal logic values of all switching signals are set by pull-up or pull-down resistors. The summary of the final power management ratings is listed in table 3.2. These values were chosen considering the power requirements of the remaining OBC components and are a subject of change by a potential user.


Power input	Parameter	Min	Typ	Max	Unit
3V3 BUS	voltage	2.9	3.3	3.5	V
	current	0.0	-	1.2	A
5V BUS	voltage	4.6	5.0	5.4	V
	current	0.0	-	1.2	A

[tab:powerManagement]

Table 3.2. OBC power rating. Value out of range will cause a protective shutdown.

3.4 Peripheral isolators


We chose to implement the design using robust analog switches as isolators of data lines. This approach is more straightforward, less expensive, and requires a smaller PCB area than an optocoupler-based or an FPGA-based ones (referred in chapter 2.2.2). A functional diagram of the implementation is shown in figure 3.4. OBC data lines are connected to the rest of the spacecraft through a series of analog switches. These lines are grouped by particular data buses and are assigned to a separate switch. The OBC can enable or disable a specific switch and therefore isolate a particular data bus from the remaining spacecraft subsystems. Pulling low the Kill Switch will result in high impedance of all switches and completely isolating the OBC data lines.



[fig:peripheralIsolatorsDiag]

Figure 3.4. Functional diagram of peripheral isolators circuitry.

Schematic diagrams of two isolators are shown in figure 3.5. We decided to use the DGQ2788A device [24]. To cover all of the data buses, the OBC hosts fifteen of these analog switches in a dual double pole double throw (DPDT) configuration. The OBC data lines are connected to common (COM) terminals. Normally closed (NC) terminals are left floating, whereas normally open (NO) terminals are connected to the spacecraft data lines. The important Kill Switch functionality is implemented using the device's power down protection. If the switch loses power, it will enter the normal state. This approach simplifies the circuitry a lot as it substitutes an otherwise necessary system of multiple logic gates. The other beneficial features of this analog switch are inbuild signal clamping diodes and a high latch-up current of 300[mA]. The presence of pull-down resistors and decoupling capacitors in the schematic follows the device datasheet.




[fig:peripheralIsolatorsSchem]

Figure 3.5. Schematic diagram of two peripheral isolators.

3.5 External memory

3.6 CAN bus drivers



[fig:canBusDrivers]

Figure 3.6. Schematic diagram of CAN buses driving circuitry.

3.7 Temperature monitoring

Chapter 4

Board Delta

4.1 Circuit modification

4.2 PCB modification

Chapter 5

Element Foxtrot

- 5.1 PCB specifications**
- 5.2 Power input handling**
 - 5.2.1 Ordinary power source**
 - 5.2.2 USB-C power source**
- 5.3 Voltage conversion**
- 5.4 PC104 modules slots**

Chapter 6

Board Sierra - testing

- 6.1 Testing software**
- 6.2 Radiation testing**
- 6.3 Environmental testing**

Chapter 7

Conclusion

References

- [dat:mcu]
 - [1] *DS11585*. Ultra-low-power Arm® Cortex®-M4 32-bit MCU+FPU, 100 DMIPS, up to 1 MB Flash, 320 KB SRAM, USB OTG FS, audio, external SMPS. Geneva: STMicroelectronics, c2021. Rev 13.
- [app:oscInt]
 - [2] *AN5067*. How to optimize STM32 MCUs internal RC oscillator accuracy. Geneva: STMicroelectronics, c2018. Rev 1.
- [obc:dataPatterns]
 - [3] *DP-OBC-0402-QAC-DS-1V00-349*. DP-OBC-0402 On Board Computer. Bengaluru: Data Patterns Pvt. Ltd..
- [obc:isis]
 - [4] *iOBC*. ISIS On board computer. Delft: ISIS - Innovative Solutions In Space B.V..
- [obc:intm]
 - [5] *MIT OBC*. Cubesat On-Board Computer. Rome: IMT s.r.l., c2016.
- [obc:pumpkin]
 - [6] *CubeSat Kit™ Motherboard (MB)*. Single Board Computer Motherboard for Harsh Environments. San Francisco: Pumpkin Inc., 2012. Rev E.
- [obc:gauss]
 - [7] *ABACUS_201702*. GAUSS OBC ABACUS 2017. Rome: G.A.U.S.S. Srl, 2017.
- [obc:aac]
 - [8] *KRYTEN-M3*. Command & Data Handling. Uppsala: AAC Clyde Space, 2020.
- [obc:antelope]
 - [9] *ANTELOPE OBC*. On-board computer designed to keep your mission safe. Gliwice: KP Labs Sp. z o.o..
- [obc:nanosatpro]
 - [10] *NANOSATPRO*. Space Qualified Processor Unit. Ankara: STM Savunma Teknolojileri Mühendislik ve Ticaret A.Ş..
- [obc:gos]
 - [11] *GOS CUBESAT OBC*. ON BOARD COMPUTER. Berlin: German Orbital Systems GmbH.
- [the:wurzburg]
 - [12] BUSCH, Stephan. *Robust, Flexible and Efficient Design for Miniature Satellite Systems*. Würzburg: University of Würzburg, Faculty of Mathematics and Computer Science, 2016. Doctoral thesis.
- [pap:satelliteLeo]
 - [13] FAJARDO, Isai, Aleksander A. LIDTKE, Sidi Ahmed BENDOUKHA et al. Design, Implementation, and Operation of a Small Satellite Mission to Explore the Space Weather Effects in LEO. 2019, Vol. 6, No. 10. ISSN 2226-4310.
- [dat:mcuSeries]
 - [14] *STM32L series*. Ultra-low-power 32-bit MCUs Releasing your creativity. Geneva: STMicroelectronics, c2019.
- [app:getStart]
 - [15] *AN4555*. Getting started with STM32L4 Series and STM32L4+ Series hardware development. Geneva: STMicroelectronics, c2019. Rev 8.
- [app:oscComp]
 - [16] *APP2154*. Microcontroller Clock—Crystal, Resonator, RC Oscillator, or Silicon Oscillator? San Jose: Maxim Integrated, 2003.
- [dat:hse]
 - [17] *SiT8924B*. Automotive AEC-Q100 Oscillator. Santa Clara: SiTime Corporation, 2019. Rev 1.7.
- [app:oscDes]
 - [18] *AN2867*. Oscillator design guide for STM8AF/AL/S, STM32 MCUs and MPUs. Geneva: STMicroelectronics, c2020. Rev 13.
- [dat:lse]
 - [19] *ABS07AIG*. Automotive & Industrial Grade 32.768kHz Ceramic Base SMD Crystal. Hidden Creek: Abracon LLC, 2020. Rev 12-11-20.

- [dat:efuse] [20] *TPS25940-Q1*. TPS25940xx-Q1 2.7-V to 18-V eFuse with Integrated Short-to-Battery Protection. Dallas: Texas Instruments Incorporated, 2021. Rev January 2021.
- [app:tps2594Calc] [21] *TPS2594x Design Calculation Tool*. Getting started with STM32L4 Series and STM32L4+ Series hardware development. Geneva: STMicroelectronics, c2019. Rev 8.
- [dat:gate] [22] *74LVC1G11-Q100*. Single 3-input AND gate. Nijmegen: Nexperia B.V., 2016. Rev 2.
- [dat:switch] [23] *TPS22965-Q1*. TPS22965x-Q1 5.5-V, 4-A, 16-mΩ On-Resistance Load Switch. Dallas: Texas Instruments Incorporated, 2019. Rev December 2019.
- [dat:isolator] [24] *DGQ2788A*. Automotive 125 °C Analog Switch Dual DPDT / Quad SPDT, 0.37 , 338 MHz Bandwidth. Malvern: VISHAY INTERTECHNOLOGY, INC., 2021. Rev 01-Jan-2021.

Appendix A

Thesis Assignment



BACHELOR'S THESIS ASSIGNMENT

I. Personal and study details

Student's name: **Geib Filip** Personal ID number: **483567**
Faculty / Institute: **Faculty of Electrical Engineering**
Department / Institute: **Department of Measurement**
Study program: **Cybernetics and Robotics**

II. Bachelor's thesis details

Bachelor's thesis title in English:

On-board computer for PC104 format CubeSats

Bachelor's thesis title in Czech:

Palubní počítač pro CubeSaty formátu PC104

Guidelines:

- Design a concept of an STM32 based on-board computer for PC104 frame based CubeSats.
- Implement redundancy for the critical components to improve reliability of the design.
- Construct the device and conduct testing of the whole system, e.g. using a flatsat platform.
- Concentrate on providing detailed and accurate documentation of the system.

Bibliography / sources:

- [1] Anil K. Maini et al.: "Satellite Technology: Principles and Applications", John Wiley & Sons, Incorporated, 2014
- [2] Ahmet Bindal: "Electronics for Embedded Systems", Springer International Publishing, Switzerland 2017
- [3] Report Concerning Space Data System Standards, Mission Operations Services Concept, CCSDS 520.0-G-3, Consultative Committee for Space Data Systems, Washington, DC, USA, 2020
- [4] Dogan Ibrahim: "ARM-Based Microcontroller Projects Using Mbed", Elsevier Science & Technology, 2019

Name and workplace of bachelor's thesis supervisor:

Ing. Vojtěch Petrucha, Ph.D., 13138

Name and workplace of second bachelor's thesis supervisor or consultant:

Date of bachelor's thesis assignment: **13.01.2021** Deadline for bachelor thesis submission: _____

Assignment valid until:
by the end of summer semester 2021/2022

Ing. Vojtěch Petrucha, Ph.D.
Supervisor's signature

Head of department's signature

prof. Mgr. Petr Páta, Ph.D.
Dean's signature

III. Assignment receipt

The student acknowledges that the bachelor's thesis is an individual work. The student must produce his thesis without the assistance of others, with the exception of provided consultations. Within the bachelor's thesis, the author must state the names of consultants and include a list of references.

Date of assignment receipt

Student's signature

[app:thesisAssignment]

Figure 7.1. Assignment of this bachelor's thesis.

Appendix B

Schematic diagrams




Figure 7.3. Schematic diagram of power management circuitry.





Figure 7.4. Schematic diagram of external memory circuitry.



[app_sch:microcontroller]

Figure 7.2. Schematic diagram of microcontroller and its auxiliaries.





Figure 7.5. Schematic diagram of temperature monitoring circuitry.


Appendix C

PCB fanout




[app_pcb:clockSources]

Figure 7.6. Highlighted location of clock sources circuitry.



[app_pcb:powerManagement]

Figure 7.7. Highlighted location of power management circuitry.



[app_pcb:peripheralIsolators]

Figure 7.8. Highlighted location of peripheral isolators circuitry.

Appendix D

Additional materials

Designator	Qualified part no.	Unqualified part no.	Difference
M1 - M3	S25FL256LAGNFI	S25FL256LAGNFI	temp.
	S25FL256LDPNFI	S25FL256LDPNFI	temp., speed
Q1 - Q3	TPS22965W-Q1	TPS22965-Q1	temp.
	TPS22975	TPS22975	temp., auto.
TS1 - TS7	MCP9804x-E/MC	MCP9808x-E/MC	accuracy
LG1	74LVC1G11GW-Q100	74LVC1G11GW	auto.

[tab:unqualifiedParts]

Table 7.1. List of available unqualified variants to some of the qualified parts.

Requests for correction