



From Quasi-Synchrony to LTTA

Guillaume Baudart
Timothy Bourke
Marc Pouzet

Context

Real-Time Fidelity in Synchronous Languages

Study Quasi-Synchrony as an example

- Mix of real- and discrete-time
- Notion of tolerance (e.g., "jitter")

Outline


- 1. Quasi-Synchrony
- 2. Discrete Abstraction
- 3. Loosely Time-Triggered Architecture

Quasi-Synchrony

[Caspi 2000]


$$0 < T_{\min} \le T^n \le T_{\max}$$
 or $T^n - \varepsilon \le \kappa_i - \kappa_{i-1} \le T^n + \varepsilon$ $(\kappa_i)_{i \in \mathbb{N}}$ clock activations

- Buffered bus-based communication
- Bounded communication delay




$$0 < T_{\min} \le T^n \le T_{\max}$$
 or $T^n - \varepsilon \le \kappa_i - \kappa_{i-1} \le T^n + \varepsilon$ $(\kappa_i)_{i \in \mathbb{N}}$ clock activations

- Buffered bus-based communication
- Bounded communication delay




$$0 < T_{\min} \le T^n \le T_{\max}$$
 or $T^n - \varepsilon \le \kappa_i - \kappa_{i-1} \le T^n + \varepsilon$ $(\kappa_i)_{i \in \mathbb{N}}$ clock activations

- Buffered bus-based communication
- Bounded communication delay




$$0 < T_{\min} \le T^n \le T_{\max}$$
 or $T^n - \varepsilon \le \kappa_i - \kappa_{i-1} \le T^n + \varepsilon$ $(\kappa_i)_{i \in \mathbb{N}}$ clock activations


- Buffered bus-based communication
- Bounded communication delay


































Overwriting






missed

























Oversampling





read twice


Bounding Overwritten Values


Proposition: Given a writer and a reader, the maximum number of consecutive overwrites is


$$n_o = \left\lceil \frac{T_R^{max}}{T_W^{min}} \right\rceil - 1$$























Bounding Overwritten Values

Corollary: Given a writer and a reader with the same nominal period and a small jitter of $0 < \varepsilon \le \frac{1}{3}T^n$ it follows that $n_o = 1$

Proof.
$$n_o = \left\lceil \frac{T^n(1+1/3)}{T^n(1-1/3)} \right\rceil - 1$$
$$= \left\lceil \frac{4/3}{2/3} \right\rceil - 1$$
$$= 1$$

Conclusion:


In a Quasi-periodic System where all process have the same period and a small jitter, **only one** value can ever be lost between two reads


Bounding Oversampled Values


Proposition: Given a writer and a reader, the maximum number of consecutive oversampling is


$$n_s = \left\lceil \frac{T_W^{max}}{T_R^{min}} \right\rceil - 1$$
























Discrete Abstraction

Discrete Model

[From the Cooking Book]

- Model in Lustre or Lucid Synchrone
- Clocks represent activations of a node
- Transmission delay: one tick of the base clock ('a)




Neither of the clocks can take the value 1 more than twice between two successive 1 of the other

P. Caspi


Idea: forbid the following sequence and the symmetrical one

Directly leads to a finite automaton




Transitions are labelled by (c_w,c_r) If state F is reached, the trace is not quasi-synchronous


Or a scheduler for simulation [Halbwachs Mandel 2006]





Or a scheduler for simulation [Halbwachs Mandel 2006]





Non quasi-synchronous traces are corrected


















Generalization

Idea: decoupling overwriting and oversampling


Overwriting

$$\begin{array}{cc} \mathsf{C}_{\mathsf{W}} & \begin{bmatrix} 1 \\ - \end{bmatrix} \cdot \left(\begin{bmatrix} 0 \\ 0 \end{bmatrix}^* \cdot \begin{bmatrix} 1 \\ 0 \end{bmatrix} \right)^{n_o + 1} \\ \mathsf{C}_{\mathsf{r}} & \begin{bmatrix} 1 \\ - \end{bmatrix} \cdot \left(\begin{bmatrix} 0 \\ 0 \end{bmatrix}^* \cdot \begin{bmatrix} 1 \\ 0 \end{bmatrix} \right)^{n_o + 1} \end{array}$$



Oversampling

$$\left(\begin{bmatrix}0\\1\end{bmatrix},\begin{bmatrix}0\\0\end{bmatrix}^*\right)^{n_s+1},\begin{bmatrix}-\\1\end{bmatrix}$$




Counters of consecutive activations Symmetrical formula


Generalization

Idea: decoupling overwriting and oversampling

Overwriting



Oversampling




Loosely Time-Triggered Architectures

[Tripakis et al. 2008]


[Caspi, Benveniste 2008]

What are LTTA?


- **Base**: A quasi-periodic architecture
- Goal: Safely deploy a synchronous model
- Idea: Add a layer of middleware




- Overwriting: Lost of values
- Oversampling: Duplication of values
- Combination of signals




- Overwriting: Lost of values
- Oversampling: Duplication of values
- Combination of signals




- Overwriting: Lost of values
- Oversampling: Duplication of values
- Combination of signals




- Overwriting: Lost of values
- Oversampling: Duplication of values
- Combination of signals



- Overwriting: Lost of values
- Oversampling: Duplication of values
- Combination of signals




- Overwriting: Lost of values
- Oversampling: Duplication of values
- Combination of signals




Two solutions


- Back-Pressure LTTA [Tripakis et al. 2008]
- Time-Based LTTA [Caspi, Benveniste 2008]




- Reading from a buffer is acknowledged to the writer
- Nodes alternate between reads and writes




- Reading from a buffer is acknowledged to the writer
- Nodes alternate between reads and writes



- Reading from a buffer is acknowledged to the writer
- Nodes alternate between reads and writes




- Reading from a buffer is acknowledged to the writer
- Nodes alternate between reads and writes





- Reading from a buffer is acknowledged to the writer
- Nodes alternate between reads and writes


Back-Pressure LTTA





- **Difference:** nodes are triggered by their local clock
- Idea: adding skipping mechanism

































- Difference: nodes are triggered by their local clock
- Idea: adding skipping mechanism


Preservation of the **discrete** synchronous semantics (forget the skips)


Time-Based LTTA


- Nodes alternate between execution and broadcast
- Nodes can spend several ticks in a mode





Initial counter values depend on period and communication delay bounds





















































































































Demo in Zélus

Comparison



Blend the two approaches [Benveniste et al. 2010]

Future Work

(i.e., my thesis)

- Zélus: language for mixing real- and discretetime behaviors; LTTA is but one example
- We think the idea of tolerance (e.g., jitter) is important in such languages
- Continue to investigate the link between discrete- and real-time semantics (e.g., effect of skips in LTTA)

