Skip to content

Commit 1fa4bcf

Browse files
committed
[dev.simd] simd, cmd/compile: generated code for VPINSR[BWDQ], and test
This is paired with simdgen CL 683055 Change-Id: I91d2c08a97ddd7cf06dd24478d552b962846131c Reviewed-on: https://go-review.googlesource.com/c/go/+/683035 Reviewed-by: Junyang Shao <shaojunyang@google.com> LUCI-TryBot-Result: Go LUCI <golang-scoped@luci-project-accounts.iam.gserviceaccount.com> Reviewed-by: Cherry Mui <cherryyz@google.com>
1 parent dd63b7a commit 1fa4bcf

File tree

9 files changed

+345
-0
lines changed

9 files changed

+345
-0
lines changed

src/cmd/compile/internal/amd64/simdssa.go

Lines changed: 6 additions & 0 deletions
Some generated files are not rendered by default. Learn more about customizing how changed files appear on GitHub.

src/cmd/compile/internal/ssa/_gen/simdAMD64.rules

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1279,6 +1279,14 @@
12791279
(SaturatedUnsignedSignedQuadDotProdAccumulateUint32x16 ...) => (VPDPBUSDS512 ...)
12801280
(SaturatedUnsignedSignedQuadDotProdAccumulateUint32x4 ...) => (VPDPBUSDS128 ...)
12811281
(SaturatedUnsignedSignedQuadDotProdAccumulateUint32x8 ...) => (VPDPBUSDS256 ...)
1282+
(SetElemInt16x8 [a] x y) => (VPINSRW128 [a] x y)
1283+
(SetElemInt32x4 [a] x y) => (VPINSRD128 [a] x y)
1284+
(SetElemInt64x2 [a] x y) => (VPINSRQ128 [a] x y)
1285+
(SetElemInt8x16 [a] x y) => (VPINSRB128 [a] x y)
1286+
(SetElemUint16x8 [a] x y) => (VPINSRW128 [a] x y)
1287+
(SetElemUint32x4 [a] x y) => (VPINSRD128 [a] x y)
1288+
(SetElemUint64x2 [a] x y) => (VPINSRQ128 [a] x y)
1289+
(SetElemUint8x16 [a] x y) => (VPINSRB128 [a] x y)
12821290
(SignInt16x16 ...) => (VPSIGNW256 ...)
12831291
(SignInt16x8 ...) => (VPSIGNW128 ...)
12841292
(SignInt32x4 ...) => (VPSIGND128 ...)

src/cmd/compile/internal/ssa/_gen/simdAMD64ops.go

Lines changed: 4 additions & 0 deletions
Some generated files are not rendered by default. Learn more about customizing how changed files appear on GitHub.

src/cmd/compile/internal/ssa/_gen/simdgenericOps.go

Lines changed: 8 additions & 0 deletions
Some generated files are not rendered by default. Learn more about customizing how changed files appear on GitHub.

src/cmd/compile/internal/ssa/opGen.go

Lines changed: 120 additions & 0 deletions
Some generated files are not rendered by default. Learn more about customizing how changed files appear on GitHub.

src/cmd/compile/internal/ssa/rewriteAMD64.go

Lines changed: 136 additions & 0 deletions
Some generated files are not rendered by default. Learn more about customizing how changed files appear on GitHub.

0 commit comments

Comments
 (0)