v0.0.0-10096-g52955cd20

Replace zero-latency buffer with FIFO instantiation in RAM rewrite pass.

This change updates the RAM rewrite pass to use a FIFO instantiation instead of a zero-latency buffer for buffering RAM response data, valid, and ready signals.

PiperOrigin-RevId: 928916294