Skip to content

Commit 0df7429

Browse files
bijudasgeertu
authored andcommitted
arm64: dts: renesas: r9a08g046: Add DMAC node
Add the DMA controller device tree node for the RZ/G3L (r9a08g046) SoC. Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Link: https://patch.msgid.link/20260505123708.134069-2-biju.das.jz@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
1 parent bee6b12 commit 0df7429

1 file changed

Lines changed: 37 additions & 0 deletions

File tree

arch/arm64/boot/dts/renesas/r9a08g046.dtsi

Lines changed: 37 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -482,6 +482,43 @@
482482
resets = <&cpg R9A08G046_IA55_RESETN>;
483483
};
484484

485+
dmac: dma-controller@11820000 {
486+
compatible = "renesas,r9a08g046-dmac", "renesas,rz-dmac";
487+
reg = <0 0x11820000 0 0x10000>,
488+
<0 0x11830000 0 0x10000>;
489+
interrupts = <GIC_SPI 153 IRQ_TYPE_EDGE_RISING>,
490+
<GIC_SPI 154 IRQ_TYPE_EDGE_RISING>,
491+
<GIC_SPI 155 IRQ_TYPE_EDGE_RISING>,
492+
<GIC_SPI 156 IRQ_TYPE_EDGE_RISING>,
493+
<GIC_SPI 157 IRQ_TYPE_EDGE_RISING>,
494+
<GIC_SPI 158 IRQ_TYPE_EDGE_RISING>,
495+
<GIC_SPI 159 IRQ_TYPE_EDGE_RISING>,
496+
<GIC_SPI 160 IRQ_TYPE_EDGE_RISING>,
497+
<GIC_SPI 161 IRQ_TYPE_EDGE_RISING>,
498+
<GIC_SPI 162 IRQ_TYPE_EDGE_RISING>,
499+
<GIC_SPI 163 IRQ_TYPE_EDGE_RISING>,
500+
<GIC_SPI 164 IRQ_TYPE_EDGE_RISING>,
501+
<GIC_SPI 165 IRQ_TYPE_EDGE_RISING>,
502+
<GIC_SPI 166 IRQ_TYPE_EDGE_RISING>,
503+
<GIC_SPI 167 IRQ_TYPE_EDGE_RISING>,
504+
<GIC_SPI 168 IRQ_TYPE_EDGE_RISING>,
505+
<GIC_SPI 169 IRQ_TYPE_EDGE_RISING>;
506+
interrupt-names = "error",
507+
"ch0", "ch1", "ch2", "ch3",
508+
"ch4", "ch5", "ch6", "ch7",
509+
"ch8", "ch9", "ch10", "ch11",
510+
"ch12", "ch13", "ch14", "ch15";
511+
clocks = <&cpg CPG_MOD R9A08G046_DMAC_ACLK>,
512+
<&cpg CPG_MOD R9A08G046_DMAC_PCLK>;
513+
clock-names = "main", "register";
514+
power-domains = <&cpg>;
515+
resets = <&cpg R9A08G046_DMAC_ARESETN>,
516+
<&cpg R9A08G046_DMAC_RST_ASYNC>;
517+
reset-names = "arst", "rst_async";
518+
#dma-cells = <1>;
519+
dma-channels = <16>;
520+
};
521+
485522
sdhi1: mmc@11c10000 {
486523
reg = <0x0 0x11c10000 0 0x10000>;
487524
/* placeholder */

0 commit comments

Comments
 (0)