


<h1>Digital Circuits Laboratory report</h1>	<h2>Year 2020</h2> <p>Number of the exercise: 4</p>
<p>1. Name and surname (author of realized circuit/this report): Nykonchuk Illia, 245693</p> <p>CAD¹</p>	<p>Title of the exercise: Analysis of synchronous circuit</p>
<p>2. Name and surname (author of the second circuit/report):</p> <p>CAD¹</p>	
<p>Laboratory group number²: Z00-38e</p> <p>Breadboard number:</p>	<p>Week day³: Thursday Realization date: 03.11.20</p> <p>Hours of the lab: 17:05-18:45</p>

Analysis of the circuit

The following circuit is the example of synchronous circuit in which the changes in the state are synchronized by a clock signal. It is performed by using D flip-flops – it provides a solution since it “allows” the pulse to enter to the next elements only when it was clocked.

Converted circuit using only NAND gates and 1 NOT gate



Excitation tables of flip-flops

D1:


Y1	Y1*	X	Y2
0	0	0	0
0	1	1	x
1	0	x	x
1	1	1	1

D2:


Y2	Y2*	X	Y1
0	0	x	x
0	1	1	1
1	0	0	x
1	1	1	x

Where Y – initial value. last columns mean which value we should have to get instead of of Y

Circuit with JK flip-flops with 1xNOT and 2xAND gates that behaves exactly as the circuit on the page 1



a) Default circuit



b) Table of transitions-outputs

$y_1 y_2 \backslash x$	0	1	Z
00	00	10	0
01	00	11	1
10	00	01	0
11	00	11	1

c)

Results of experiment

time	t_1	t_2	t_3	t_4	t_5	t_6
x	1	1	1	1	0	0
$y_1 y_2$	00	01	10	11	10	00
Z	0	0	0	1	0	0

d) Schematic of realized circuit

