Skip to content
View harshit-0017's full-sized avatar

Block or report harshit-0017

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. verilog-hierarchical-mux verilog-hierarchical-mux Public

    A hierarchical 16-to-1 Multiplexer designed and verified in Verilog, demonstrating structural, behavioral, and gate-level modeling.

    Verilog

  2. verilog-parity-generator verilog-parity-generator Public

    A synthesizable serial parity FSM in Verilog with a self-checking testbench.

    Verilog

  3. Verilog-1011-Sequence-Detector Verilog-1011-Sequence-Detector Public

    A Moore-type Finite State Machine (FSM) designed in Verilog that asserts an output high for one clock cycle upon detecting the serial input sequence '1011'. The project includes a self-checking te…

    Verilog

  4. -verilog-traffic-light-controller -verilog-traffic-light-controller Public

    A synthesizable Moore FSM in Verilog that controls a traffic light sequence, complete with a self-checking testbench.

    Verilog

  5. verilog-uart verilog-uart Public

    Synthesizable UART Transmitter and Receiver in Verilog with 16x Oversampling logic and Testbench.

    Verilog