Skip to content
View hossamad's full-sized avatar
0 followers · 1 following
  • Cairo, Egypt.

Block or report hossamad

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Modeling-of-Communications-Systems-using-Matlab Modeling-of-Communications-Systems-using-Matlab Public

    It has multiply codes that model different communucations systems, like DSB-SC, BPSK, QPSK (single carrier, with and without correcting code and using noisy Rayleigh fading channel), 16-QAM (single…

    MATLAB 5 1

  2. Core-3-Quadratic-Placement-3QP-Placer Core-3-Quadratic-Placement-3QP-Placer Public

    executing 3 Quadratic Placement (QP) matrix solves. One solve on the full-size netlist, and then executing one vertical cut, to assign half of the gates to each side of this cut, then one containme…

    Python 1 2

  3. Hossam-Adel-2-s-Complement-Calculator- Hossam-Adel-2-s-Complement-Calculator- Public

    Unate Recursive Paradigm Complement (URP Complement).

    C

  4. MIPS-in-VHDL MIPS-in-VHDL Public

    Designing a 16-bit Harvard MIPS Microprocessor using VHDL and implementing it as an ASIC, using design compiler and IC compiler programs, and on a PCB using Xilinx Spartan 6 FPGA.

    VHDL

  5. 32-Point-FFT-in-verilog 32-Point-FFT-in-verilog Public

    Verilog

  6. 128-bit-AES-in-Verilog 128-bit-AES-in-Verilog Public

    the 128-bit AES implemented using the Verilog HDL as a pure combinational logic, it is provided with a testbench for each module, and tested by several testcases.

    Verilog