-
Notifications
You must be signed in to change notification settings - Fork 0
CPU
Lauri Ojansivu edited this page Mar 31, 2026
·
24 revisions
- https://clickhouse.com/blog/optimizing-clickhouse-intel-high-core-count-cpu
- https://archive.is/94OUN
- https://news.ycombinator.com/item?id=45279792
- https://archive.is/J8Lq5
- https://morethanmoore.substack.com/p/efficient-computers-electron-e1-cpu
- https://news.ycombinator.com/item?id=44685050
- https://chrisfeilbach.com/2025/07/05/understand-cpu-branch-instructions-better/
- https://news.ycombinator.com/item?id=44481627
- Windows
- Linux
- I-Nex, made with Gambas
- Linux and FreeBSD
- AVX2 is slower than SSE2-4.x under Windows ARM emulation
- Beating Google's kernelCTF PoW using AVX512
- https://threadreaderapp.com/thread/1922015999118680495.html
- https://twitter.com/lauriewired/status/1922015999118680495
- https://news.ycombinator.com/item?id=43967208
- GCC 15 Un-Deprecates Itanium IA-64 Linux Support
- https://news.mit.edu/2025/high-performance-computing-with-much-less-code-0313
- https://news.ycombinator.com/item?id=43362667
- Linux 6.15 Goes Heavy on Intel and AMD x86_64 CPU Changes
- The SeL4 Microkernel: An Introduction
- I want a good parallel computer
- Arm is canceling Qualcomm's chip design license
- https://www.bloomberg.com/news/articles/2024-10-23/arm-to-cancel-qualcomm-chip-design-license-in-escalation-of-feud
- https://news.ycombinator.com/item?id=41920401
- https://www.reuters.com/technology/arm-holdings-cancel-qualcomm-chip-design-license-bloomberg-news-reports-2024-10-23/
-
https://lunduke.locals.com/post/6264807/so-umm-does-arm-want-risc-v-to-win-https-www-reuters-com-technology-arm-holdings-cancel-qual
- So, umm, does ARM want RISC-V to win?
- Workaround Clang v15 AArch64 miscompile that affects parallel collection
- System76 Thelio Astra: High-End ARM64 Developer Desktop
- AMD's Ryzen 9 9950X3D2 Dual Edition crams 208MB of cache into a single chip
- AMD identifies Transient Scheduler Attacks affecting data-centre, consumer CPUs
- AMD's Magny Cours and HyperTransport Interconnect
- AMD’s next-gen GPUs may have some PlayStation tech inside
- Sony's Mark Cerny Has Worked on "Big Chunks of RDNA 5" with AMD
- Intel versus AMD is currently an emotional decision for me
- Zen 5's AVX-512 Frequency Behavior
- AMD Instinct MI325X to Feature 256GB HBM3E Memory, CDNA4-Based MI355X with 288GB
- AMD EPYC 9755 / 9575F / 9965 Benchmarks Show Dominating Performance Review
- Gluon: a GPU programming language based on the same compiler stack as Triton
- How to Think About GPUs
- A GPU Calculator That Helps Calculate What GPU to Use
- GPUHammer: Rowhammer attacks on GPU memories are practical
- Basic Facts about GPUs
- Particle Life simulation in browser using WebGPU
- LithOS: An Operating System for Efficient Machine Learning on GPUs
- Gaming on Linux - Linux GPU Configuration tool
- We were wrong about GPUs
- Mellanox ConnectX-5: iRISC reverse engineering
- Comparing Two Verilog CPU Implementations Using EBMC
- Former Intel engineer says Intel x86-64 was suppressed before AMD's success
- GlobalFoundries to Acquire MIPS
- Power ISA Version 3.1
- WeKan Open Source kanban https://wekan.github.io at PPC
- Scalene: A high-performance, high-precision CPU, GPU, memory profiler for Python
- Implementing a RISC-V Hypervisor
- Ask HN: Are there any open source RISC-V processors that I can buy and use?
- A FPGA friendly 32 bit RISC-V CPU implementation
- A Lisp compiler to RISC-V written in Lisp
- BinSym: Symbolic execution for RISC-V machine code based on LibRISCV ISA model
- RISC-V is currently slow compared to modern CPUs
- Software-defined processors: the promise of RISC-V
- Release RP2350 and ESP32-C6 support, RISC-V native emitter, common TinyUSB
- RISC-V SiFive P550 CPU Demoed with AMD Radeon RX 7900 XTX GPU in Debian Linux
- The managarm Operating System
- It's time for operating systems to rediscover hardware
- Booting Sun Sparc Servers
- Comparing Two Verilog CPU Implementations Using EBMC