

Ex1:

K-map




Verilog code

```
\square module el(a,b,c,d,z);
     input a,b,c,d;
2
3
     output z;
 4
     wire nl,n2,n3,n4;
5
      // b with NOT gate
      not bl(nl,b);
 6
      // d with NOT gate
8
      not d1(n2,d);
9
      // b NOT with c
10
     and bc(n3,n1,c);
      // b NOT with d NOT
11
12
      and bd(n4, n1, n2);
13
      //Output
14
      or out(z,a,n3,n4);
15
16
     endmodule;
17
```




Ex2: **Majority circuit**




Verilog code

```
module majority(a,b,c,z);
2
      output z;
3
      input a,b,c;
4
     wire nl,n2,n3;
5
6
     and A0(N1,a,b),
7
        A1 (N2, b, c),
8
         A2(N3,a,c);
9
     or Or0(z,N1,N2,N3);
   L endmodule
10
11
12
```



MUX 2x1




Verilog code

```
Ln#
 1
   module mux21(z,a,b,c);
 2
    output z;
 3
    input a,b,c;
 4
    wire n1,n2,n3;
 5
 6
    and A0(n1,a,c),
 7
      Al(n2,b,n2);
8
    not A2(n2,c);
9
    or A3(n3,n1,n2);
10
11 Lendmodule
12
                                                        1 • 82 ns
```

Ex 3:


3.1 Half adder



Verilog code


```
C:/modeltech64_10.7/examples/HalfAdder.v - Default * _______ + d
  Ln#
   1
      module half_add(X,Y,Z,C);
   2
        input X, Y;
   3
         output Z,C;
        xor SUM(S,X,Y);
   4
   5
         and CARRY (C, X, Y);
   6
        endmodule
                                                                                년 • 149 ns 원
                              SUM
```

3.2 Full adder




Verilog code

```
C:/modeltech64_10.7/examples/fulladder.v - Default * ==
  Ln#
         // Full Adder
   2
       module full_add(A,B,Ci,S,Co);
   3
        input A, B, Ci;
         output S, Co;
   5
        wire S1, C1, C2;
   6
         // Build full adder from 2 half-adders
        half_add PARTSUM (A,B,S1,C2),
   8
                  SUM (S1,Ci,S,C2);
   9
         or CARRY (Co, C2, C1);
  10
        endmodule
  11
```




 $3.3 \; Ripple_Carry_Adder_4bit$



Verilog code

3.4 Ripple_carry_adder_16bit



Verilog code

```
2 🗦 // Ex 3
    T// Half adder
input X,Y;
      output Z,C;
     xor SUM(S,X,Y);
     and CARRY (C, X, Y);
     endmodule
11
     // Full Adder
12 module full_adder(A,B,Ci,S,Co);
13
     input A,B,Ci;
14
      output S,Co;
15
      wire S1,C1,C2;
16
      // Build full adder from 2 half-adders
     half_add PARTSUM (A,B,S1,C2),
17
18
              SUM (S1,Ci,S,C2);
19
      or CARRY (Co,C2,C1);
      endmodule
20
21
     // Ripple carry adder 16 bit
23
    module rp_16(s,cout,a,b,cin);
24
     input [15:0] a,b;
25
     input cin;
26
      output [15:0] s;
27
      output cout;
      wire [14:0] c;
29
      full_adder FA1(s[0],c[0],a[0],b[0],cin);
      full_adder FA2(s[1],c[1],a[1],b[1],c[0]);
30
31
      full_adder FA3(s[2],c[2],a[2],b[2],c[1]);
32
      full_adder FA4(s[3],c[3],a[3],b[3],c[2]);
33
      full_adder FA5(s[4],c[4],a[4],b[4],c[3]);
34
      full_adder FA6(s[5],c[5],a[5],b[5],c[4]);
      full_adder FA7(s[6],c[6],a[6],b[6],c[5]);
35
36
      full_adder FA8(s[7],c[7],a[7],b[7],c[6]);
37
      full adder FA9(s[8],c[8],a[8],b[8],c[7]);
      full_adder FA10(s[9],c[9],a[9],b[9],c[8]);
38
39
      full_adder FAll(s[10],c[10],a[10],b[10],c[9]);
40
      full_adder FA12(s[11],c[11],a[11],b[11],c[10]);
      full_adder FA13(s[12],c[12],a[12],b[12],c[11]);
41
42
      full_adder FA14(s[13],c[13],a[13],b[13],c[12]);
43
      full_adder FA15(s[14],c[14],a[14],b[14],c[13]);
      full_adder FA16(s[15],cout,a[15],b[15],c[14]);
44
45
     endmodule
46
```