



1 a.



Testbench

```
1  `timescale 1ns / 1ps
2
3  module fsm_eg_2_seg_tb;
4
5      reg clk, reset;
6      reg a, b;
7      wire y0, y1;
8
9      fsm_eg_2_seg dut (
10         .clk(clk),
11         .reset(reset),
12         .a(a),
13         .b(b),
14         .y0(y0),
15         .y1(y1)
16     );
17
18     initial begin
19         clk = 0;
20         reset = 1;
21         a = 0;
22         b = 0;
23         #5 reset = 0;
24     end
25
26     always #5 clk = ~clk;
27
28     initial
29     begin
30         a = 0;
31         b = 0;
32         reset = 1;
33         #30;
34         a = $random();
35         b = $random();
36     end
37
38 endmodule
39
```

Wave



b.


by 0100 Moore model:
 Define the state Non overlapping

$s_0 = 0$
 $s_1 = 01$


$s_2 = 010$

$s_3 = 0100$

Input 1001
 I consider the input as 1




ASM




KLONG

Ex 3

a. Reg a
 if C
 result
 elseif C
 else





RTL file

```

module fsm2(
input wire clk, reset,
input wire a,
output y0
);

localparam [1:0] s0 = 2'b00,
               s1 = 2'b01,
               s2 = 2'b10,
               s3 = 2'b11;

// signal declaration
reg [1 : 0] state_reg, state_next;

// state register
always @(posedge clk, posedge reset)
if (reset)
state_reg <= s0;
else state_reg <= state_next;

// next-state logic and output logic
always @*
case(state_reg)
s0:
    if (a==1)
        state_next = s1;
    else
        state_next = s0;
s1:
    if(a == 1)
        state_next =s2;

```

```
else  
state_next = s1;
```

```
s2:  
if(a == 0)  
state_next = s3;  
else  
state_next = s1;
```

```
s3:  
if ( a == 1)  
state_next = s1;  
else  
state_next = s0;  
endcase
```

```
assign y0 = (state_reg ==s3);
```

```
endmodule
```

Testbench file

```
`timescale 1ns / 1ps
```

```
module fsm2_tb;
```

```
reg clk, reset;
```

```
reg a;
```

```
wire y0;
```

```
fsm2 dut (  
    .clk(clk),  
    .reset(reset),  
    .a(a),  
    .y0(y0)  
);
```


```
initial begin  
    clk = 0;  
    reset = 1;  
    a = 0;  
    #5 reset = 0;  
end
```

```
always #5 clk = ~clk;
```


```
initial  
begin  
    a = 0;  
    reset = 1;  
    #30;  
    a = $random();  
end
```

```
endmodule
```


Wave



Ex2





Ex3




Ex 3

a. reg a, b, result, c1, c2;
 if (c1) $c_1 == 1$
 result = a & b; $(a \& b)$
 elseif (c2) $c_2 == 1$
 result = a ^ b; $(a \text{ xor } b)$
 else result = a | b; $c_1 == 0, c_2 == 0$





b. reg a, b, result, c;
 if (c)
 result = a & b;
 else
 result = a | b;



C. always @ (a, b, c, sel).

begin

case(sel)

2' b 00 : out = a;

2' b 01 : out = b;

2' b 10 : out = c;

default : out = 0;

endcase

end

