## Prob 1

### 1.1

## Verilog

```
module cp_4bit (
 input [3:0] A
 input [3:0] B
 output
            A_lt_B,
 output
            A_eq_B,
 output
            A_gt_B
);
wire X3; // X3 = A[3] xnor B[3]
wire X2; // X2 = A[2] xnor B[2]
wire X1; // X1 = A[1] xnor B[1]
wire X0; // X0 = A[0] xnor B[0]
wire outl1; // outl1 = (\sim A[3]) \& B[3]
wire outl2; // outl2 = X3 \& (\sim A[2]) \& B[2]
wire outl3; // outl3 = X3 \& X2 \& (\sim A[1]) \& B[1]
wire outl4; // outl4 = X3 \& X2 \& X1 \& (\sim A[0]) \& B[0]
wire outg1; // outg1 = A[3] & (\sim B[3])
wire outg2; // outg2 = X3 \& A[2] \& (\sim B[2])
wire outg3; // outg3 = X3 \& X2 \& A[1] \& (\sim B[1])
wire outg4; // outg4 = X3 \& X2 \& X1 \& A[0] \& (\sim B[0])
// X3 = A[3]  xnor B[3]
xnor x0(X3, A[3], B[3]);
// X2 = A[2]  xnor B[2]
xnor x1(X2, A[2], B[2]);
```


```
// X1 = A[1]  xnor B[1]
xnor x2(X1, A[1], B[1]);
// X0 = A[0]  xnor B[0]
xnor x3(X0, A[0], B[0]);
// \text{ outl } 1 = (\sim A[3]) \& B[3]
and a0(outl1, ~A[3], B[3]);
// \text{ outl2} = X3 \& (\sim A[2]) \& B[2]
and a1(outl2, X3, ~A[2], B[2]);
// \text{ outl3} = X3 \& X2 \& (\sim A[1]) \& B[1]
and a3(outl3, X3, X2, ~A[1], B[1]);
// \text{ outl4} = X3 \& X2 \& X1 \& (\sim A[0]) \& B[0]
and a4(outl4, X3, X2, X1, ~A[0], B[0]);
// A_lt_B = outl1 \mid outl2 \mid outl3 \mid outl4
or o0(A_lt_B, outl1, outl2, outl3, outl4);
// A_eq_B = X3 & X2 & X1 & X0
and a5(A_eq_B, X3, X2, X1, X0);
// \text{ outg1} = A[3] & (\sim B[3])
and a6(outg1, A[3], \simB[3]);
// \text{ outg2} = X3 \& A[2] \& (\sim B[2])
and a7(outg2, X3, A[2], ~B[2]);
```

```
\label{eq:control_state} $$//\ outg3 = X3 \& X2 \& A[1] \& (\sim B[1])$$ and a8(outg3, X3, X2, A[1], \sim B[1]); \label{eq:control_state} $//\ outg4 = X3 \& X2 \& X1 \& A[0] \& (\sim B[0])$$ and a9(outg4, X3, X2, X1, A[0], \sim B[0]); \label{eq:control_state} $//\ A_gt_B = outg1 \mid outg2 \mid outg3 \mid outg4$$ or o1(A_gt_B, outg1, outg2, outg3, outg4);$$ endmodule: cp_4bit
```


## **Testbench**

**Script** 

#### Wave



# Report



1.2

# Full adder 4 bit

Verilog

```
F:/VHDL/ET5080E - 20221/HW6/Prob 1/4bit_fulladder/FA.v (/test_adder/dut/FA3) - Default
                                                                                  Ye Now □
  Ln#
  1
      module full_adder_4bit(a,b,cin,sum,cout);
  2
       input [3:0]a,b;
  3
        input cin;
   4
        output [3:0] sum;
  5
        output cout;
   6
        wire cl,c2,c3;
   8
        // Instantiate the 1-bit adders
  9
        full_adder FA0(a[0],b[0],cin,sum[0],cl);
  10
        full_adder FA1(a[1],b[1],c1,sum[1],c2);
  11
       full_adder FA2(a[2],b[2],c2,sum[2],c3);
  12
       full_adder FA3(a[3],b[3],c3,sum[3],cout);
       endmodule
  13
  14
  16
       input a,b,cin;
  17
        output sum, cout;
       reg sum, cout;
  18
  19
        always@(a or b or cin)
  20 🛱 begin
  21
        sum = a^b^cin;
  22
        cout = (asb) | ( as cin) | ( b s cin);
  23
       - end
       L endmodule
  24
  25
```


#### **Testbench**

```
[는 Now 카]
 Ln#
     pmodule test_adder;
  1
  2
      reg[3:0] a,b;
  3
      reg cin;
      wire[3:0] sum;
  5
      wire cout;
  6
      full_adder_4bit dut(a,b,cin,sum,cout);
     initial

| begin
  8
      a = 4'b0000;
      b = 4'b0000;
 10
 11
      cin = 1'b0;
 12
      #50;
      a = 4'b0101;
 13
      b = 4'b1010;
 14
 15
      #50;
 16
       a = 4'b1111;
      b = 4'b0001;
 17
 18
      #50;
      a = 4'b0110;
 19
 20
      b = 4'b0001;
      $display(":\t\t a =",a,"\t\t b =",b, "\t\t cin= ",cin,"\t\t sum = ", sum, "\t\t cout= ",
 21
 22
      - end
 23
      L endmodule
 24
```

## **Script**

#### Wave



Report



## Carry look ahead adder 4 bit

#### Verilog


### **Testbench**

```
module Test_CLA_4bit;
                                                                 // Inputs reg [3:0] A;
                                                                   reg [3:0] B;
                                                                 reg Cin;
                                                                   // Outputs
                                                                wire [3:0] S;
wire Cout;
wire GG;
                                                                   // Instantiate the Unit Under Test (UUT)
                                                                CLA_4bit uut (
.S(S),
.Cout(Cout),
                                                                   .PG(PG),
                                                                    .GG (GG),
                                                                   .A(A),
                                                                    .Cin(Cin)
                                                                 initial begin
                                                                // Initialize Inputs
A = 0; B = 0; Cin = 0;
// Wait 100 ns for global reset to finish
                                                                   // Add stimulus here
                                                                A=4'b0001;B=4'b0000;Cin=1'b0;
#10 A=4'b100;B=4'b0011;Cin=1'b0;
                                                                 #10 A=4'b1101;B=4'b1010;Cin=1'b1;
#10 A=4'b1110;B=4'b1001;Cin=1'b0;
#10 A=4'b1111;B=4'b1010;Cin=1'b0;
                                               initial begin $\phi\text{minimal}$ contains GG=\partial GG=\partia
                                   endmodule
```


### **Script**

```
DOGULING WOLK. TEST_CLE_TRIC(IGSC)
     # Loading work.CLA_4bit(fast)
    add wave -position insertpoint sim:/Test_CLA_4bit/*
    VSIM 14> run
    # time=
# time=
                               0 A=0000 B=0000 Cin=0 : Sum=0000 Cout=0 PG=0 GG=0
                             100 A=0001 B=0000 Cin=0 : Sum=0001 Cout=0 PG=0 GG=0
    # time=
                             110 A=0100 B=0011 Cin=0 : Sum=0111 Cout=0 PG=0 GG=0
    # time=
                             120 A=1101 B=1010 Cin=1 : Sum=1000 Cout=1 PG=0 GG=1
     # time=
                             130 A=1110 B=1001 Cin=0 : Sum=0111 Cout=1 PG=0 GG=1
                             140 A=1111 B=1010 Cin=0 : Sum=1001 Cout=1 PG=0 GG=1
     # time=
al N were as
```

Wave



### **Report**



Structure, delay and speed

Circuit	A1 B1	A3 B3 A2 B2 A1 B1 A0 B0  1-bit full adder Adder Adder Adder A-bit carry look-ahead PG GG  A3 B3 A2 B2 A1 B1 A0 B0  1-bit full adder Adder Adder Adder Adder Adder Adder A-bit carry look-ahead PG GG	
Structure	<ul> <li>+ Including n full adders connecting in series</li> <li>+ Each full adder has to wait for its carryin from its prev stage full adder</li> <li>+ Thus, n th full adder has to wait until all (n-1) full adders have completed their operations</li> </ul>	+ The carry-in of any full adder is independent of the carry bits generated during intermediate stages + Known carry-in provided at the beginning and bits being added in the prev stages. Which enables the ability to evaluate the carry-in of any stages at the instant of time + No need for waiting the carry-in generated by its prev stage full adder	
Delay	High delay as n increases	Low delay	
Speed	Extremely slow as n increases	Faster than 4-bit Full adder	

## Prob 2

#### Prob 2:

## 1. Statement assign

A continuous assignment is the most basic statement in dataflow modelling, used to drive a value onto a net. This assignment replaces gates in the description of the circuit and describes the circuit at a higher level of abstraction. The assignment statement starts with the keyword assign

Some further notations for the assignment:

- The left hand side of an assignment must always be a scalar or vector net or a concatenation of scalar and vector nets. It cannot be a scalar or vector register

- Continuous assignments are always active. The assignment expression is evaluated as soon as one of the right-hand-side operands changes and the value is assigned to the left hand side net
- The operands on the right-hand side can be registers or nets or function calls. Registers or nets can be scalars or vectors.
- Delay values can be specified for assignments in terms of time units. Delay value are used to control the time when a net is assigned the evaluated value. This feature is similar to specifying delays for gates. It is very useful in modeling timing behavior in real circuits.

#### 1.1 Implicit Continuous Assignment

Instead of declaring a net and then writing a continuous assignment on the net, Verilog provides a shortcut by which a continuous assignment can be placed on a net when it is declared. There can be only 1 implicit declaration assignment per net because a net is declared only once.

```
//Regular continuous assignment
wire out;
assign out = in1 & in2;

//Same effect is achieved by an implicit continuous assignment
wire out = in1 & in2;
```

#### 1.2 Implicit Net Declaration

If a signal name is used to the left of the continuous assignment, an implicit net declaration will be inferred for that signal name. If the net is connected to a modul port the width of the inferred net is equal to the width of the module port

#### 2. Define, examples of expressions, operands, operator in Dataflow Modelling

#### 2.1 Expressions

- Are constructs that combine operators and operands to produce a result

```
// Examples of expressions. Combines operands and operators
a ^ b
addr1[20:17] + addr2[20:17]
in1 | in2
```

#### 2.2 Operands

There are varied data types. Some constructs will take only certain types of operands. Operands can be constants, integers, real numbers, nets, registers, times, bit select, part select, memories or function calls

# 2.3 Operators

Act on the operands to produce desired results as various types of operators are provided in Verilog

```
d1 && d2 // && is an operator on operands d1 and d2 !a[0] // ! is an operator on operand a[0] B >> 1 // >> is an operator on operands B and 1
```

### 3. Dataflow Modelling operators

This provides many different operator types. Operators can be arithmetic, logical, relational, equality, bitwise, reduction, shift, concatenation or conditional.

Table 6-1. Operator Types and Symbols

	Operator Symbol	Operation Performed	Number of Operands
	aje	multiply	two
	/	divide	two
A(41	+	add	two
Arithmetic	-	subtract	two
	%	modulus	two
	**	power (exponent)	two
	!	logical negation	one
Logical	&&	logical and	two
		logical or	two
	>	greater than	two
Relational	<	less than	two
Relational	>=	greater than or equal	two
	<=	less than or equal	two
	==	equality	two
Equality	!=	inequality	two
Equality	===	case equality	two
	!==	case inequality	two

	~	bitwise negation	one
	&	bitwise and	two
Bitwise		bitwise or	two
	۸	bitwise xor	two
	^~ or ~^	bitwise xnor	two
	&	reduction and	one
	~&	reduction nand	one
Reduction		reduction or	one
Reduction	~	reduction nor	one
	^	reduction xor	one
	^~ or ~^	reduction xnor	one
	>>	Right shift	Two
Shift	<<	Left shift	Two
SIIII	>>>	Arithmetic right shift	Two
	<<<	Arithmetic left shift	Two
Concatenation	{}	Concatenation	Any number
Replication	{ { } }	Replication	Any number
Conditional	?:	Conditional	Three

Prob 3

