

Week 3

Ex1:

Initial and always block


Those are procedural block, all the statements inside initial and always blocks are executed sequentially.

Those can have more than 1 initial or always block in our design. Those should be used when more than one variable are assigned in initial or always blocks.


Initial block

An initial block is not synthesizable and hence cannot be converted into a hardware schematic with digital elements. Hence initial blocks do not serve much purpose than being used in simulations as these are primarily used to initialize variables and drive design ports with specific values.

An initial block started at the beginning of a simulation at time 0 unit. This block will be executed only once during the entire simulation. Execution of an initial block finishes once all the statements within the block are executed.




Supposing that we add a delay to each gate:



This means that after 10 time units from execution from prev statement, a is assigned 1st with the given value and then after 10 time units, b is assigned to 0.

There are no limits to the number of initial blocks that can be defined in the module. In this example we have 3 initial blocks at the same time.



Initial is not synthesizable for ASIC(synthesizable in some FPGA)

Always blocks

Always block is one of the procedural blocks in Verilog. Statements inside an always block are executed sequentially. The always block is executed at some particular event as this event is defined by a sensitivity list

Sensitivity list is the expression that defines when the always block should be executed and is specified after the @ operator within the parentheses(). This list may contain either 1 or a group of signals whose value change will execute the always block. Particularly, all statements inside the always block get executed whenever the value of signals a or b change.

This block can be used to realize combinational or sequential elements. A sequential element like flip flop becomes active when it's provided with a clock and reset. Similarly, a combinational block becomes active when one of its input values change. These hardware blocks are all working concurrently independent of each other. The connection between each is what determines the flow of data. To model this behavior, an always block is made as a continuous process that gets triggered and performs some action when a signal within the sensitivity list becomes active.


Ex2

K-map ex

Testbench

```
1 module e1_w2_tb();
2   reg a,b,c,d;
3   wire z;
4   e1_w2 dut(
5     .a(a),
6     .b(b),
7     .c(c),
8     .d(d),
9     .z(z)
10  );
11  initial begin
12    repeat(20) begin
13      #10;
14      a = $random();
15      b = $random();
16      c = $random();
17      d = $random();
18    end
19  $stop;
20  end
21 endmodule:e1_w2_tb
22
```

Wave




Majority

Testbench


```
1 module majority_tb();
2   reg a,b,c;
3   wire z;
4
5   majority dut(
6     .a(a),
7     .b(b),
8     .c(c),
9     .z(z)
10  );
11
12  initial begin
13    repeat(20) begin
14      #10;
15      a = $random();
16      b = $random();
17      c = $random();
18    end
19    $stop;
20  end
21 endmodule : majority_tb
```

Wave




MUX

Testbench



```
C:/modeltech64_10.7/examples/mux21_tb.v (/mux21_tb) - Default
Ln#
1  module mux21_tb();
2      reg a,b,c;
3      wire z;
4
5      mux21 dut (
6          .a(a),
7          .b(b),
8          .c(c),
9          .z(z)
10     );
11     initial begin
12     repeat(20) begin
13         #10;
14         a = $random();
15         b = $random();
16         c = $random();
17     end
18     $stop;
19     end
20
21 endmodule : mux21_tb
22
23
```

Wave




Half Adder

Testbench

```
C:/modeltech64_10.7/examples/halfadder_tb.v (/half_add1_tb) - Default
Ln#
1  module half_add1_tb();
2      reg x,y;
3      wire s,c;
4      half_add1 dut(
5          .x(x),
6          .y(y),
7          .s(s),
8          .c(c)
9      );
10     initial begin
11         repeat(20) begin
12             #10;
13             x = $random();
14             y = $random();
15         end
16         $stop;
17     end
18     endmodule : half_add1_tb
19
20
```

Wave



Full Adder


Testbench


```

C:/modeltech64_10.7/examples/fal_tb.v (/fal_tb) - Default
Ln#
1 module fal_tb();
2   reg a,b,cin;
3   wire s,c;
4
5   fal dut(
6     .a(a),
7     .b(b),
8     .cin(cin),
9     .s(s),
10    .c(c)
11  );
12
13  initial begin
14    cin = 1'b0;
15    repeat(20) begin
16      #10;
17      a = $random();
18      b = $random();
19    end
20    $stop;
21  end
22
23  endmodule : fal_tb
24


```

Wave



Ex3

Encoder 8x3




Verilog

```
1 module encoder(  
2     input [7:0] x,  
3     output a,b,c  
4 );  
5  
6     //output a with x7,x6,x5,x4  
7     or w1(a,x[7],x[6],x[5],x[4]);  
8     //output b with x7,x6,x3 and x2  
9     or w2(b,x[7],x[6],x[3],x[2]);  
10    //output c with x7,x5,x3 and x1  
11    or w3(c,x[7],x[5],x[3],x[1]);  
12 endmodule : encoder
```


Testbench

```
C:/modeltech64_10.7/examples/encoder_tb.v (/encoder_tb) - Default
Ln#
1  module encoder_tb();
2      reg [7:0] x;
3      wire a,b,c;
4      encoder dut(
5          .x(x),
6          .a(a),
7          .b(b),
8          .c(c)
9      );
10
11     initial begin
12     repeat(20) begin
13         #10;
14         x = $random;
15     end
16     → $stop;
17     end
18
19     endmodule : encoder_tb
```

Wave



Decoder 3x8




Verilog

```
C:/modeltech64_10.7/examples/decoder.v (/decoder_tb/dut) - Default
Ln#
1 module decoder(x,e,y);
2   input [2:0] x;
3   input e;
4   output [0:7] y;
5
6   // output y0 = x0' ^ x1' ^ x2'
7   and w1(y[0],e,~x[0],~x[1],~x[2]);
8   //output y1 = x0' ^ x1' ^ x2
9   and w2(y[1],e,~x[0],~x[1],x[2]);
10  //output y2 = x0' ^ x1 ^ x2'
11  and w3(y[2],e,~x[0],x[1],~x[2]);
12  //output y3 = x0' ^ x1 ^ x2
13  and w4(y[3],e,~x[0],x[1],x[2]);
14  //output y4 = x0 ^ x1' ^ x2'
15  and w5(y[4],e,x[0],~x[1],~x[2]);
16  //output y5 = x0 ^ x1' ^ x2
17  and w6(y[5],e,x[0],~x[1],x[2]);
18  //output y6 = x0 ^ x1 ^ x0'
19  and w7(y[6],e,x[0],x[1],~x[2]);
20  //output y7 = x0 ^ x1 ^ x2
21  and w8(y[7],e,x[0],x[1],x[2]);
22
23 endmodule : decoder
24
```

Testbench


```
1 module decoder_tb();
2   reg [3:0] x;
3   reg e;
4   wire [0:7] y;
5
6   decoder dut(
7     .x(x),
8     .e(e),
9     .y(y)
10  );
11
12   initial begin
13     repeat(20) begin
14       #10;
15       x = $random();
16       e = $random();
17       $stop;
18     end
19  end
20 endmodule : decoder_tb
21
```

Wave



Ex4

DFF





A piece of paper with handwritten binary code (0s and 1s) arranged in a grid-like pattern. The code is written in blue ink on a light-colored background. The grid is divided into two main sections by a vertical line. The left section contains several rows of binary digits, including '01 0', '01 1', and '1 0 0 1'. The right section contains more rows, including '0 0 1 0 0 0 0', '0 0 0 1 0 0 0', and '0 0 0 0 1 0 0'. The handwriting is somewhat messy and the paper appears to be a piece of lined paper with a fold.

$$p_G = xy'z'$$

$$D_7 = xyz$$

$$D_s = 2.4 \times 10^{-7} \text{ cm}^2/\text{s}$$



D	Ch	Q	Q'
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

t	But
9	Q
1	Q


Verilog

```
1  `timescale 1ns / 1ps
2  module d_flip_flop ( out, din ,clk ,reset );
3
4      output reg out ; //needs to be an reg because it is used to hold values even after the clock pulse.
5      input wire din, clk,reset ;//can be wires as it need not hold a value.
6
7      always @ (posedge (clk)) begin
8          if (reset)
9              out <= 0;
10         else
11             out <= din ;
12     end
13
14 endmodule
15
```

Testbench

```
C:/modeltech64_10.7/examples/d_tb.v (DTest_v) - Default
Ln#
1  `timescale 1ns / 1ps
2
3  `define STRLEN 15
4  module DTest_v;
5  task passTest;
6  input actualOut, expectedOut;
7  input [`STRLEN*8:0] testType;
8  inout [7:0] passed;
9
10 if (actualOut==expectedOut)
11 begin
12     $display ("%s passed", testType);
13     passed = passed + 1;
14 end
15
16 else
17     $display ("%s failed : %d should be %d",testType,actualOut,expectedOut );
18
19 endtask
20
21 task allPassed;
22
23 input [7:0] passed;
24 input [7:0] numTests;
25
26 if (passed==numTests)
27     $display ("All tests passed");
28 else
29     $display("Some tests failed");
30
31 endtask
32
33 //inputs
34 reg d;
35 reg clk;
36 reg reset;
37
38 reg[7:0] passed;
39
```

Wave




TFF

TFF

Date . . .

No.



T	Q	Q'
0	0	1
1	0	1
0	1	0
1	1	0


Verilog

```
C:/modeltech64_10.7/examples/t.v (/TFlipFlopTB/uut) - Default
Ln#
1  module TFlipFlop(I, Clk, Q, Qbar );
2      input T, Clk;
3      output Q, Qbar;
4      reg Q, Qbar;
5      always@(T, posedge(Clk))
6      begin
7          if(T==0)
8          begin
9              Q =1'b1;
10             Qbar=1'b0;
11         end
12         else
13         begin
14             Q =1'b0;
15             Qbar=1'b1;
16         end
17     end
18 endmodule
```


Testbench

```
C:/modeltech64_10.7/examples/tff_tb.v (/TFlipFlopTB) - Default
Ln#
1  module TFlipFlopTB;
2
3  // Inputs
4  reg T;
5  reg Clk;
6
7  // Outputs
8  wire Q;
9  wire Qbar;
10
11 // Instantiate the Unit Under Test (UUT)
12 TFlipFlop uut (
13     .T(T),
14     .Clk(Clk),
15     .Q(Q),
16     .Qbar(Qbar)
17 );
18
19     initial Clk = 0;
20         always #100 Clk = ~Clk;
21     initial T=0;
22         always #100 T=~T;
23 initial begin
24     // Initialize Inputs
25     T = 0;
26     Clk = 0;
27 // Wait 100 ns for global reset to finish
28 // Add stimulus here
29 end
30 endmodule
31
```

Wave



JKFF




Verilog

```
C:/modeltech64_10.7/examples/jkff.v (/jk_tb/dut) - Default
Ln#
1 module jk(j,k,re,clk,q,qn);
2   input j,k,re,clk;
3   output q,qn;
4   reg q,qn;
5   initial begin
6     q = 1'b0;
7     qn = ~q;
8   end
9
10  always @(posedge clk)
11  begin
12      case({j,k})
13          2'b01:q=0;
14          2'b10:q=1;
15          2'b11:q=~q;
16      endcase
17      qn=~q;
18  end
19
20 endmodule :jk
21
```


Testbench

```
C:/modeltech64_10.7/examples/jk_tb.v (/jk_tb) - Default
Ln#
1  module jk_tb();
2      reg j,k,re,clk;
3      wire q,qn;
4
5      jk dut(
6          .j(j),
7          .k(k),
8          .clk(clk),
9          .re(re),
10         .q(q),
11         .qn(qn)
12     );
13
14     initial begin
15     forever begin
16         clk<=0;
17         #100;
18         clk<=1;
19         #100;
20     end
21     end
22
23     initial begin
24         re=1;j=1;k=0;
25         #100;
26         re=0;j=0;k=0;
27         #100;
28         re=0;j=0;k=1;
29         #100;
30         re=0;j=1;k=1;
31         #100;
32     end
33
34     endmodule : jk_tb
```


Wave



SRFF



Verilog

A screenshot of a Verilog code editor window. The title bar shows the file path: C:/modeltech64_10.7/examples/sr.v (/srff_tb/dut) - Default. The editor contains a Verilog module definition for 'srff'. The code is as follows:

```
1 module srff(s,r,clk,q,q_bar);  
2   input s,r,clk;  
3   output q,q_bar;  
4   wire nand1_out,nand2_out;  
5  
6   nand(nand1_out,clk,s);  
7   nand(nand2_out,clk,r);  
8   nand(q,nand1_out,q_bar);  
9   nand(q_bar,nand2_out,q);  
10  endmodule :srff
```

The code is color-coded: keywords (module, input, output, wire, nand, endmodule) are in red, identifiers (s, r, clk, q, q_bar, nand1_out, nand2_out) are in blue, and the module name 'srff' is in black. A line number column on the left shows lines 1 through 10. The editor has a standard toolbar with icons for file operations and a 'Now' button.

Testbench

```
C:/modeltech64_10.7/examples/sr_tb.v (/srff_tb) - Default
Ln#
1  module srff_tb();
2      reg s,r,clk;
3      wire q,q_bar;
4
5      srff dut(
6          .s(s),
7          .r(r),
8          .clk(clk),
9          .q(q),
10         .q_bar(q_bar)
11     );
12
13     initial begin
14         clk = 0;
15         forever #10 clk = ~clk;
16     end
17     initial begin
18         s=1;r=0;
19         #100; s=0;r=1;
20         #100; s=0;r=0;
21         #100; s=1;r=1;
22     end
23 endmodule :srff_tb
24
```

Wave

