


# VHDL Week 7

## Ex1

### 1 Encoder 8x3

Verilog




```
Ln# |  
1  
2 module encoder8_3 (  
3     input    [7:0] D,  
4     output reg [2:0] Y  
5 );  
6  
7     integer i;  
8     always @(D) begin  
9         Y = 0;  
10        for (i = 0; i < 8; i = i + 1) begin  
11            if (D[i] == 1)  
12                Y = i;  
13        end  
14    end  
15  
16 endmodule : encoder8_3
```

Testbench

```
F:\VHDL\ET5080E - 20221\HW7\BCD/encoder_tb.v (/encoder_tb) - Default
Ln#
1
2 module encoder_tb;
3
4     reg [7:0] D;
5     wire [2:0] Y;
6     integer error ;
7
8     encoder8_3 encoder (
9         .D(D),
10        .Y(Y)
11    );
12
13    initial begin
14        error = 0;
15        D = 4'b0001;
16        #2;
17        if (Y != $clog2(D)) begin
18            error = error + 1;
19        end
20        $display($stime, ":\t\tD = %b", D, "\t\tY = %b", Y, "\t\terror = %d", error);
21    repeat(8) begin
22        #10;
23        D = D << 1;
24        #2;
25        if (Y != $clog2(D)) begin
26            error = error + 1;
27        end
28        $display($stime, ":\t\tD = %b", D, "\t\tY = %b", Y, "\t\terror = %d", error);
29    end
30    $stop;
31 end
32
33 endmodule : encoder_tb
```

Wave



## Script

```
add wave -position insertpoint sim:/encoder_tb/*
VSIM 8> run -all
#      2:   D = 00000001   Y = 000       error =         0
#     14:   D = 00000010   Y = 001       error =         0
#     26:   D = 00000100   Y = 010       error =         0
#     38:   D = 00001000   Y = 011       error =         0
#     50:   D = 00010000   Y = 100       error =         0
#     62:   D = 00100000   Y = 101       error =         0
#     74:   D = 01000000   Y = 110       error =         0
#     86:   D = 10000000   Y = 111       error =         0
#     98:   D = 00000000   Y = 000       error =         0
# ** Note: $stop      : F:/VHDL/ET5080E - 20221/HW7/BCD/encoder_tb.v(30)
#   Time: 98 ns   Iteration: 0   Instance: /encoder_tb
# Break in Module encoder_tb at F:/VHDL/ET5080E - 20221/HW7/BCD/encoder
#_tb.v line 30
VSIM 9>
```

## Report

Testplan

Design

DesUnits

encoder\_tb

ModelSim Coverage Report

Number of tests run: 1

Passed: 1

Warning: 0

Error: 0

Fatal: 0

[List of tests included in report...](#)

[List of global attributes included in report...](#)

[List of Design Units included in report...](#)

Coverage Summary by Structure:

Design Scope	Hits %	Coverage %
encoder_tb	31.31%	53.16%
encoder	30.85%	81.10%

Coverage Summary by Type:

Coverage Type	Bins	Hits	Misses	Weight	% Hit	Coverage
Total Coverage:						
					31.31%	53.16%
Statements	17	15	2	1	88.23%	88.23%
Branches	6	4	2	1	66.66%	66.66%
FEC Conditions	3	1	2	1	33.33%	33.33%
Toggles	172	42	130	1	24.41%	24.41%

Report generated by ModelSim (ver. 10.7) on Tuesday 29 November 2022 22:51:37 with command line:  
vcover report -html encoder\_cov.ucdb

2 Majority 4 bit

Verilog


F:\VHDL\ET5080E - 20221\HW 7\Majority/majority.v (/tb/dut) - Default

Ln#	
1	module majority_4bit (
2	input [3:0] in ,
3	output reg major
4	);
5	
6	reg pre_major;
7	always @(in) begin
8	pre_major = (in[0] & in[1])
9	(in[1] & in[2])
10	(in[0] & in[2]);
11	end
12	
13	always @(in, pre_major) begin
14	major = (in[2] & in[1] & in[0] == 1) ? 1 : (pre_major & in[3]);
15	end
16	
17	endmodule : majority_4bit
18	
19	

Testbench

```
1 module tb;
2
3     reg [3:0] in ;
4     wire      major;
5     integer   count;
6     integer   error;
7     integer   i ;
8
9     majority_4bit dut(
10         .in (in ),
11         .major(major)
12     );
13
14     initial begin
15         error = 0;
16         repeat(20) begin
17             in = $random();
18             count = 0;
19             for (i = 0; i < 4; i = i + 1)
20                 count = count + in[i];
21
22             #2;
23             if (((count > 2) && (major == 0)) || ((count < 3) && (major == 1))) begin
24                 error = error + 1;
25             end
26             $display($time, "\t\tin = %b", in, "\t\tmajor = %b", major, "\t\terror = %d", error);
27
28             #10;
29         end
30         $stop;
31     end
32
33 endmodule : tb
34
```

Wave



## Script

```

VSIM 10> run -all
#      2:  in = 0100      major = 0      error =      0
#     14:  in = 0001      major = 0      error =      0
#     26:  in = 1001      major = 0      error =      0
#     38:  in = 0011      major = 0      error =      0
#     50:  in = 1101      major = 1      error =      0
#     62:  in = 1101      major = 1      error =      0
#     74:  in = 0101      major = 0      error =      0
#     86:  in = 0010      major = 0      error =      0
#     98:  in = 0001      major = 0      error =      0
#    110:  in = 1101      major = 1      error =      0
#    122:  in = 0110      major = 0      error =      0
#    134:  in = 1101      major = 1      error =      0
#    146:  in = 1101      major = 1      error =      0
#    158:  in = 1100      major = 0      error =      0
#    170:  in = 1001      major = 0      error =      0
#    182:  in = 0110      major = 0      error =      0
#    194:  in = 0101      major = 0      error =      0
#    206:  in = 1010      major = 0      error =      0
#    218:  in = 0101      major = 0      error =      0
#    230:  in = 0111      major = 1      error =      0

```

## Report

Testplan
Design
**Design Units**

work.tb
work.majority\_4bit

### ModelSim Design Unit Coverage

Design Unit: work.majority\_4bit

Design Unit Name:  
work.majority\_4bit

Language:  
Verilog

Source File:  
[majority.v](#)

---

**Design Unit Coverage Details:**

Total Coverage:					100.00%	100.00%
Coverage Type	Bins	Hits	Misses	Weight	% Hit	Coverage
Statements	4	4	0	1	100.00%	100.00%
Branches	2	2	0	1	100.00%	100.00%
FEC Expressions	3	3	0	1	100.00%	100.00%
FEC Conditions	3	3	0	1	100.00%	100.00%
Toggles	12	12	0	1	100.00%	100.00%

## 3 BCD 7-segment

### Verilog

```
module encoder_7segment (
```

```
    input    [3:0] in ,
```

```
    output reg [6:0] out
```

```
);
```

```
    always @(in) begin
```



```
case (in)
  4'b0000: begin
    out = 7'b1111110;
  end
```

```
  4'b0001: begin
    out = 7'b0110000;
  end
```

```
  4'b0010: begin
    out = 7'b1101101;
  end
```

```
  4'b0011: begin
    out = 7'b1111001;
  end
```

```
  4'b0100: begin
    out = 7'b0110011;
  end
```

```
  4'b0101: begin
    out = 7'b1011011;
  end
```

```
  4'b0110: begin
    out = 7'b1011111;
  end
```

```
  4'b0111: begin
```

```
    out = 7'b1110000;  
end
```

```
4'b1000: begin  
    out = 7'b1111111;  
end
```

```
4'b1001: begin  
    out = 7'b1111011;  
end
```

```
default : begin  
    out = 7'b1111111;  
end  
endcase  
end
```

```
endmodule : encoder_7segment
```

## Testbench

```
1 module tb;
2
3     reg [3:0] in ;
4     wire [6:0] out;
5
6     encoder_7segment encoder (
7         .in (in ),
8         .out(out)
9     );
10
11     initial begin
12         repeat(20) begin
13             in = $random();
14
15             #2;
16             $display($stime, ":\t\tin = %b", in, "\t\tout = %b", out);
17
18             #10;
19         end
20         $stop;
21     end
22
23 endmodule : tb
24
```

Wave



TestplanDesignDesUnits

tb

# ModelSim Coverage Report

Number of tests run: 1

Passed: 1

Warning: 0

Error: 0

Fatal: 0

[List of tests included in report...](#)

[List of global attributes included in report...](#)

[List of Design Units included in report...](#)

Coverage Summary by Structure:

Design Scope	Hits %	Coverage %
tb	94.52%	90.23%
encoder	91.11%	88.38%

Coverage Summary by Type:

Total Coverage:					94.52%	90.23%
Coverage Type	Bins	Hits	Misses	Weight	% Hit	Coverage
Statements	18	16	2	1	88.88%	88.88%
Branches	11	9	2	1	81.81%	81.81%
Toggles	44	44	0	1	100.00%	100.00%

Report generated by ModelSim (ver. 10.7) on Tuesday 29 November 2022 23:20:34 with command line:  
vccover report -html tb\_cov.ucdb


4

DFF

Asynchronous

```
1  module dff(  
2      input d1,d2,  
3      input rstn,  
4      input clk,  
5      output reg q1,q2);  
6      always @(posedge clk or negedge rstn)  
7          if(!rstn)  
8              q2=d2;  
9          else  
10             q2=0;  
11      endmodule  
12  
13
```

```
1 module dff_tb();
2   reg d1,d2,rstn,clk;
3   wire q1,q2;
4   dff al(d1,d2,rstn,clk,q1,q2);
5   initial begin
6     $monitor("Value of d1 = %b,d2 = %b, rstn=%b,clk = %b,q1=%b,q2=%b",d1,d2,rstn,clk,q1,q2);
7     clk = 0;
8     d1=0;d2=0;rstn=0;
9     #2 d1=1; d2=1; rstn=0;
10    #2 d1=1; d2=1; rstn=0;
11    #2 d1=1; d2=1; rstn=0;
12  end
13  always #2 clk=~clk;
14 endmodule
15
```




Synchronous



```
1  module d_flipflop_synrst(data_in,data_out,clock,reset);
2      input data_in;
3      input clock,reset;
4
5      output reg data_out;
6
7      always@(posedge clock)
8      begin
9          if(reset)
10             data_out<=1'd0;
11         else
12             data_out<=data_in;
13         end
14     endmodule
15
```

```
F:\VHDL\ET5080E - 20221\HW7\Flop/DFF/Synchronous/dff_tb.v (/Tb_dflipflop_synrst) - Default
Ln#
1  module Tb_dflipflop_synrst();
2      reg data_in;
3      reg clock,reset;
4      wire data_out;
5
6      d_flipflop_synrst UUT(.data_in(data_in),
7          .data_out(data_out),
8          .clock(clock),
9          .reset(reset));
10     initial begin
11         // Initiliase Input Stimulus
12         data_in = 0;
13         clock = 0;
14         reset=0;
15     end
16
17     always #100 clock=~clock;
18
19     //Stimulus
20     initial
21     begin
22         #200 data_in = 1'b1;
23         reset = 1'b1;
24         #200 data_in = 1'b1;
25         reset = 1'b1;
26
27         #300 data_in = 1'b1;
28         reset=1'b0;
29         #600 data_in = 1'b0;
30         #500 data_in = 1'b1;
31         #200 data_in = 1'b0;
32         #400 $stop;
33     end
34
35     endmodule
36
```




clk D		DFF	
		Q	Q'
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

**TFF**

## Asynchronous

```
Ln# | module prog5_Tflip_flop(q, qb, t, rst, clk);  
    | input t, rst, clk;  
    | output q, qb;  
    | reg q, qb;  
    | initial  
    | q = 0;  
    | always @(posedge clk or negedge rst)  
    | begin  
    |     case({rst, t})  
    |         2'b10 : q = 0;  
    |         2'b00 : q = q;  
    |         2'b01 : q = ~q;  
    |     endcase  
    |     qb = ~q;  
    | end  
    | endmodule
```

Ln#	
1	
2	<code>module prog5_Tflip_flop_tb_v;</code>
3	
4	<code>// Inputs</code>
5	<code>reg t;</code>
6	<code>reg rst;</code>
7	<code>reg clk;</code>
8	
9	<code>// Outputs</code>
10	<code>wire q;</code>
11	<code>wire qb;</code>
12	
13	<code>// Instantiate the Unit Under Test (UUT)</code>
14	<code>prog5_Tflip_flop uut (</code>
15	<code>.q(q),</code>
16	<code>.qb(qb),</code>
17	<code>.t(t),</code>
18	<code>.rst(rst),</code>
19	<code>.clk(clk)</code>
20	<code>);</code>
21	
22	<code>initial begin</code>
23	<code>// Initialize Inputs</code>
24	<code>t = 0;</code>
25	<code>rst = 0;</code>
26	<code>clk = 0;</code>
27	
28	<code>// Wait 100 ns for global reset to finish</code>
29	<code>#100;</code>
30	<code>t = 0;</code>
31	<code>rst = 1;</code>
32	
33	<code>#100;</code>
34	<code>t = 0;</code>
35	<code>rst = 0;</code>
36	
37	<code>#100;</code>
38	<code>t = 1;</code>
39	<code>rst = 0;</code>



Synchronous


```
1 module prog5_Tflip_flop(q, qb, t, rst, clk);
2   input t, rst, clk;
3   output q, qb;
4   reg q, qb;
5   initial
6     q = 0;
7   always @(posedge clk)
8   begin
9     case({rst, t})
10      2'b10 : q = 0;
11      2'b00 : q = q;
12      2'b01 : q = ~q;
13    endcase
14    qb = ~q;
15  end
16 endmodule
17
```

```

12
13 // Instantiate the Unit Under Test (UUT)
14 prog5_Tflip_flop uut (
15     .q(q),
16     .qb(qb),
17     .t(t),
18     .rst(rst),
19     .clk(clk)
20 );
21
22 initial begin
23     // Initialize Inputs
24     t = 0;
25     rst = 0;
26     clk = 0;
27
28     // Wait 100 ns for global reset to finish
29     #100;
30     t = 0;
31     rst = 1;
32
33     #100;
34     t = 0;
35     rst = 0;
36
37     #100;
38     t = 1;
39     rst = 0;
40
41     #100;
42     t = 1;
43     rst = 0;
44
45     // Add stimulus here
46
47 end
48 always #50 clk = ~clk;
49
50 endmodule

```





TFF

T	Q	Q'
0	0	1
1	0	1
0	1	1
1	1	0

**JKFF**


## Asynchronous

```
1 module jk_ff( j, k , clk , reset, q ,qb );
2     input j,k;
3     input clk, reset ;
4     output q,qb;
5     reg q,qb;
6     reg [1:0]jk;
7
8     always @ ( posedge clk or posedge reset)
9     begin
10        jk={j,k};
11        if (reset)
12        begin
13            q = 1'b0;
14            qb = ~q;
15        end
16        else
17        begin
18            case (jk)
19            2'd0 : q = q;
20            2'd1 : q = 1'b0;
21            2'd2 : q = 1'b1;
22            2'd3 : q = ~q;
23            endcase
24            qb = ~q;
25        end
26    end
27 endmodule
28
```

```

Ln#
1 module jk_ff_tb;
2
3 // Inputs
4 reg j;
5 reg k;
6 reg reset;
7 reg clk;
8
9 // Outputs
10 wire q;
11 wire qb;
12
13 // Instantiate the Unit Under Test (UUT)
14 jk_ff uut (
15     .j(j),
16     .k(k),
17     .reset(reset),
18     .clk(clk),
19     .q(q),
20     .qb(qb)
21 );
22
23 initial begin
24     // Initialize Inputs
25     j = 1'b0;
26     k = 1'b0;
27     reset = 1'b1;
28     clk = 1'b0;
29
30     // Wait 100 ns for global reset to finish
31     #10 reset = 1'b0;
32
33     // Add stimulus here
34
35 end
36 always #10 clk = ~clk;
37
38 initial begin
39     #60 j = 1'b1;
40     #50 k = 1'b0;
41     #200 j = 1'b0;
42     #100 k = 1'b1;
43     #30 j = 1'b0;
44     #45 k = 1'b0;
45 end
46 endmodule
47


```



Synchronous

```
F:\VHDL\ET5080E - 20221\HW7\Flop JKFF/syn/jk.v (/JK_ff_tb/jkflipflop) - Default
Ln#
1  module JK_ff(j,k,clk,reset,q,q_bar);
2
3      input j,k,clk,reset;
4      output q,q_bar;
5
6      wire j,k,clk,reset;
7      reg q,q_bar;
8
9  always @(posedge clk) begin
10
11      if(reset) begin
12          q=1'b0;
13          q_bar=1'b1;
14      end else begin
15
16
17          case({j,k})
18              {1'b0,1'b0}: begin q=q;q_bar=q_bar; end
19              {1'b0,1'b1}: begin q=1'b0;q_bar=1'b1; end
20              {1'b1,1'b0}: begin q=1'b1;q_bar=1'b0; end
21              {1'b1,1'b1}: begin q=~q; q_bar=~q_bar; end
22          endcase
23      end
24  end
25
26  end
27
28  endmodule
```

Ln#	
1	<code>module JK_ff_tb;</code>
2	
3	<code>reg clk;</code>
4	<code>reg reset;</code>
5	<code>reg j,k;</code>
6	
7	<code>wire q;</code>
8	<code>wire qb;</code>
9	
10	<code>JK_ff jkflipflop( .clk(clk), .reset(reset), .j(j), .k(k), .q(q), .q_bar(qb) );</code>
11	
12	<code>initial begin</code>
13	<code>  \$monitor(clk,j,k,q,qb,reset);</code>
14	
15	<code>  j = 1'b0;</code>
16	<code>  k = 1'b0;</code>
17	<code>  reset = 1;</code>
18	<code>  clk=1;</code>
19	
20	<code>  #10</code>
21	<code>  reset=0;</code>
22	<code>  j=1'b1;</code>
23	<code>  k=1'b0;</code>
24	
25	<code>  #100</code>
26	<code>  reset=0;</code>
27	<code>  j=1'b0;</code>
28	<code>  k=1'b1;</code>
29	
30	<code>  #100</code>
31	<code>  reset=0;</code>
32	<code>  j=1'b1;</code>
33	<code>  k=1'b1;</code>
34	
35	<code>  #100</code>
36	<code>  reset=0;</code>
37	<code>  j=1'b0;</code>
38	<code>  k=1'b0;</code>
39	



JK

J	K	Q	Q'
0	X	0	1
1	X	0	1
X	1	1	0
X	0	1	0

KILONG

## SRFF


### Asynchronous

```
M F:/VHDL/ET5080E - 20221/HW7/Flip Flop/SRFF/Syn/sr.v (/test_bench/GG1) - Default
Ln#
1  module sr_activelow_(q,qb,s,r,clk,rst);
2      input s,r,clk,rst;
3      output reg q,qb;
4      always@(posedge clk or negedge rst)
5      begin
6          if (!rst)
7              q <=0;
8          else
9              if (s==1 & r==0) begin
10                 q <= 1;
11                 qb <=0;
12             end
13             else
14                 if (s==0 && r==1) begin
15                     q <=0;
16                     qb <=1;
17                 end
18             end
19         endmodule
20
```



F:/VHDL/ET5080E - 20221/HW7/Flip Flop/SRFF/Syn/sr\_tb.v (/test\_bench) - Default

Ln#	
1	module test_bench(
2	
3	);
4	reg s,r,clk,rst;
5	wire q,qb;
6	sr_activelow_ GGI(q,qb,s,r,clk,rst);
7	initial
8	begin
9	s=0; r=1; clk=1;
10	#100 rst=1; s=1; r=0;
11	#100 rst=0; s=0; r=1;
12	#100 rst=1; s=1; r=0;
13	#100 rst=1; s=0; r=1;
14	#100 rst=0; s=0; r=1;
15	end
16	always #20 clk <= ~clk;
17	endmodule
18	




Synchronous

```
F:\VHDL\ET5080E - 20221\HW7\Flop/SRFF/Syn/sr.v (/SR_ff_tb/srflipflop) - Default
Ln#
1  module SR_ff(s,r,clk,reset,q,q_bar);
2
3      input s,r,clk,reset;
4
5      output q,q_bar;
6
7      wire s,r,clk;
8      reg q,q_bar;
9
10     always @(posedge clk) begin
11
12         if (reset) begin
13             q=1'b0;
14             q_bar=1'b1;
15
16         end else begin
17
18             case({s,r})
19                 {1'b0,1'b0}: begin q=q;q_bar=q_bar; end
20                 {1'b0,1'b1}: begin q=1'b0;q_bar=1'b1; end
21                 {1'b1,1'b0}: begin q=1'b1;q_bar=1'b0; end
22                 {1'b1,1'b1}: begin q=1'bx; q_bar=1'bx; end
23             endcase
24
25         end
26
27     end
28 endmodule
29
```

```

2
3 reg clk;
4 reg reset;
5 reg s,r;
6
7 wire q;
8 wire qb;
9
10 SR_ff srflipflop( .clk(clk), .reset(reset), .s(s), .r(r), .q(q), .q_bar(qb) );
11
12 initial begin
13     $monitor(clk,s,r,q,qb,reset);
14
15     s = 1'b0;
16     r = 1'b0;
17     reset = 1;
18     clk=1;
19
20     #10
21     reset=0;
22     s=1'b1;
23     r=1'b0;
24
25     #100
26     reset=0;
27     s=1'b0;
28     r=1'b1;
29
30     #100
31     reset=0;
32     s=1'b1;
33     r=1'b1;
34
35     #100
36     reset=0;
37     s=1'b0;
38     r=1'b0;
39
40     #100
41     reset=1;
42     s=1'b1;
43     r=1'b0;
44
45 end
46 always #25 clk <= ~clk;
47

```



**SR**

S	R	Q	Q'
0	0	0	1
0	1	0	1
1	0	1	0
1	1	∞	∞

## Ex2

### Always and initial blocks

Similarity: All starts at  $t=0$ ;

Differences:

#### Initial

Syntax for initial statement can be indicated as below

```
<initial_statement>
::= initial <statement>
```

The instruction executes only once in the whole process. It begins its execution at the start of the simulation at the time  $t=0$ . If there exists more than 1 initial block, then all the initial blocks are executed concurrently

#### Always

Always statement executes repeatedly, although the execution starts at time  $t=0$  and keep on executing all the simulation time. It works like an infinite loop. It is generally used to model a functionality that 's continuously repeated

Syntax:

```
always [timing_control] procedural_statement
```

To control the always statement we can use the trigger depending on what you are choosing to control