


#### Prob 1

VSIM 10>]








### Prob 2

# **Full Adder**

Verilog

```
F:/VHDL/ET5080E - 20221/HW5/Full Adder n-bit/fa_tb.v (/fa_tb) - Default
                                                                                                                     Ve Now ■ 1
  Ln#
        module fa_tb();
          reg a,b,cin;
          wire s,c;
       fa dut (
          .a(a),
          .b(b),
          .cin(cin),
   9
          .s(s),
         .c(c)
  10
  11
  12
  13  initial begin
14  cin =1'b0;
15  repeat(20) begin
          #10;
  17
18
19
          a = $random();
b = $random();
#5;
          $display(":\t\t a =",a,"\t\t b =",b, "\t\t cin= ",cin,"\t\t s = ", s, "\t\t c= ", c);
  20
         - end
$stop;
  21
  22
  23
24
         -end
  25
26
        endmodule : fa_tb
```


Waveform



#### Transcript

```
add wave -boarciou inseleboiue aim:/ia_cb/-
VSIM 11> run
                                                           s = 1
# :
               a = 0
                              b =1
                                            cin= 0
# :
# :
               a = 1
                              b = 1
                                             cin= 0
                                                             s = 0
                                                                            c= 1
               a =1
                              b =1
                                              cin= 0
                                                             s = 0
                                                                            c= 1
                                                             s = 1
# :
                                              cin= 0
                                                                            c= 0
               a =1
                              b = 0
# :
               a =1
                              b =1
                                             cin= 0
                                                             s = 0
                                                                            c= 0
                                             cin= 0
                                                             s = 1
               a = 0
                              b = 1
# :
               a =1
                               b =0
                                             cin= 0
                                                             s = 1
# :
                                             cin= 0
               a =1
                                                             s = 1
                              b = 0
                                                                            c= 0
               a =1
                              b = 0
                                             cin= 0
                                                             s = 1
               a =1
                                                             s = 0
                              b =1
                                             cin= 0
                                                                            c= 1
# :
               a = 0
                               b = 1
                                             cin= 0
                                                             s = 1
                                                                            c= 0
               a =0
                                             cin= 0
                                                             s = 0
                                                                            c= 0
# :
                              b = 0
               a =0
                              b =1
                                             cin= 0
                                                             s = 1
                                                                            c= 0
# :
               a =0
                              b =1
                                             cin= 0
                                                             s = 1
                                                                            c= 0
                a =1
                              b =1
                                              cin= 0
                                                             s = 0
                                                                            c= 1
               a =1
                              b =0
                                             cin= 0
                                                             s = 1
                                                                            c= 0
               a = 0
                             b = 0
                                             cin= 0
                                                             s = 0
                                                                            c= 0
                                                                            c= 0
# :
               a =0
                              b =1
                                             cin= 0
                                                             s = 1
# :
                a = 0
                               b =1
                                              cin= 0
                                                             s = 1
                                                                            c= 0
# :
               a =1
                               b =1
                                              cin= 0
                                                             s = 0
                                                                            c= 1
# ** Note: $stop : F:/VHDL/ET5080E - 20221/HW5/Full Adder n-bit/fa tb.v(22)
    Time: 300 ns Iteration: 0 Instance: /fa_tb
# Break in Module fa_tb at F:/VHDL/ET5080E - 20221/HW5/Full Adder n-bit/fa_tb.v line 22
```

# Report



# Carry Look Ahead Adder

Verilog

CLA Verilog code

`timescale 1ns / 1ps

```
module full_adder_gp(
  input wire A,
  input wire B,
  input wire Ci,
  output wire S,
  output wire Co
);

assign S = A ^ B ^ Ci;
```

endmodule

```
`timescale 1ns / 1ps
```

```
module GP(
  input wire A,
  input wire B,
  input wire Ci,
  output reg G,
  output reg P,
  output reg C
  );
  always @(*)
    begin
       G = A \& B;
      P = A \mid B; // A xor B can also be used
      C = G \mid P \& Ci;
    end
endmodule
`timescale 1ns / 1ps
module CLA (A,B,Ci,S,Co,PG,GG,CG);
  parameter N = 4;
  input wire [N-1:0] A;
  input wire [N-1:0] B;
  input wire Ci;
  output wire [N-1:0] S;
```

```
output wire Co;
output reg PG,GG,CG;
wire [N-1:0] P;
wire [N-1:0] G;
wire [N:0] C;
assign C[0] = Ci;
genvar i;
generate
  for (i=0; i < N; i=i+1)
  begin: Build
  full\_adder\_gp\ COMP1(.A(A[i]),\ .B(B[i]),\ .Ci(C[i]),\ .S(S[i]));
  GP
             COMP2(.A(A[i]), .B(B[i]), .Ci(C[i]), .G(G[i]), .P(P[i]), .C(C[i+1]));\\
  end
endgenerate
assign Co = C[N];
always@(*)
  begin
     PG = &P;
    GG = C[N];
    CG = GG \mid PG \& Ci;
  end
```


endmodule

```
"timescale lns / lps

addule test_CLA();
    parameter N = 4;

// inputs to the DUT
    reg [N-10] A = 4*h0;
    reg (N-10] A = 4*h0;
    reg
```

# Wave



### Transcipt

# Report



# Majority


Verilog

```
F:/VHDL/ET5080E - 20221/HW5/Majority n-bit/majority_tb.v (/tb) - Default ==
                                                                                                                          + - )
                                                                                                                         Ye wow □
  Ln#
       module tb ();
          reg a, b, c;
wire z;
   3
   6 pmajority dut(
           .a(a),
           .c(c),
  10
       .z(z)
  11
  12
  13 | initial begin
14 | repeat(30) begin
15 | #10;
            a = $random();
b = $random();
c = $random();
  16
17
  18
  19
           #5;
  20
           \phi(stime,":\t = ",a,"\t = ",b,"\t = ",c,"\t = ",z);
  21 - end
22 - $stop;
         end
  24
  25
        endmodule : tb
  26
```

Script

```
VSIM 9> run
                                                                                                                                               15: a = 0 b = 1
                                                                                                                                                                                                                                                                                                                                                               c= 1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                          z =1
                                                                                                                                                                                         a = 1 b = 1
                                                                                                                                                                                                                                                                                                                                                              c= 1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   z =1
                                                                                                                                               30:
                                                                                                                                                 45:
                                                                                                                                                                                     a = 1 b = 0
                                                                                                                                                                                                                                                                                                                                                               c= 1
                                                                                                                                    45: a = 1 b = 0 c= 1 z = 1
60: a = 1 b = 0 c= 1 z = 1
75: a = 1 b = 0 c= 1 z = 1
75: a = 1 b = 0 c= 1 z = 1
90: a = 0 b = 1 c= 0 z = 0
105: a = 1 b = 1 c= 0 z = 0
1120: a = 1 b = 0 c= 0 z = 0
1135: a = 0 b = 1 c= 0 z = 0
1135: a = 0 b = 1 c= 0 z = 0
1135: a = 0 b = 1 c= 1 z = 1
1165: a = 1 b = 0 c= 0 z = 0
1180: a = 0 b = 0 c= 1 z = 0
1180: a = 0 b = 0 c= 1 z = 0
1195: a = 0 b = 1 c= 1 z = 1
1195: a = 0 b = 1 c= 1 z = 1
1195: a = 0 b = 1 c= 1 z = 1
1195: a = 0 b = 0 c= 1 z = 0
1195: a = 0 b = 0 c= 1 z = 0
1195: a = 0 b = 0 c= 1 z = 0
1195: a = 0 b = 0 c= 1 z = 0
1195: a = 0 b = 0 c= 1 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0
1195: a = 0 b = 0 c= 0 z = 0
1195: a = 0 b = 0
1195: a = 0 b = 0 c=
                                                                                                                                                                                            a = 1 b = 0
                                                                                                                                                                                                                                                                                                                                                                 c= 1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   z =1
                                                                                                                                                 60:
           ** Note: $stop
                                                                                                                                           : F:/VHDL/ET5080E - 20221/HW5/Majority n-bit/majority_tb.v(22)
                    Time: 450 ns Iteration: 0 Instance: /tb
```

### Wave



Report



# **Gray counter**


# Verilog

Testbench


### Script

```
VSIM 4> run -all
# T=000000000000000000000000000t rstn=0 out=0xx
# T=00000000000000000000012t rstn=0 out=0x0
# T=00000000000000000000036t rstn=1 out=0x0
# T=000000000000000000000106t rstn=1 out=0x1
# T=00000000000000000000132t rstn=1 out=0x3
# T=00000000000000000000156t rstn=1 out=0x2
# T=00000000000000000000202t rstn=1 out=0x6
# T=00000000000000000000226t rstn=1 out=0x7
# T=00000000000000000000252t rstn=1 out=0x5
# T=000000000000000000000276t rstn=1 out=0x4
# T=00000000000000000000322t rstn=1 out=0xc
# T=00000000000000000000346t rstn=1 out=0xd
# T=00000000000000000000372t rstn=1 out=0xf
# T=00000000000000000000416t rstn=1 out=0xe
# T=00000000000000000000442t rstn=1 out=0xa
# T=00000000000000000000466t rstn=1 out=0xb
# T=00000000000000000000512t rstn=1 out=0x9
# T=00000000000000000000536t rstn=1 out=0x8
# T=00000000000000000000562t rstn=1 out=0x0
# T=000000000000000000000606t rstn=1 out=0x1
# T=00000000000000000000632t rstn=1 out=0x3
# ** Note: $finish
                      : grayl tb.v(23)
     Time: 430 ns Iteration: 1 Instance: /grayl tb
# Break in Module grayl_tb at grayl_tb.v line 23
```

Wave



# Report



### 4 -bit comparator


Verilog

```
`timescale lns / lps
           ☐ module four_bit_comp(G, L, E, a0, a1, a2, a3, b0, b1, b2, b3);
input a0, a1, a2, a3, b0, b1, b2, b3;
output G, L, E;
                          wire gl, g2, 11, 12, e1, e2;
                          two_bit_comp comp1(g2, 12, e2, a3, a2, b3, b2);
two_bit_comp comp2(g1, 11, e1, a1, a0, b1, b0);
 10
 11
                          assign G = (g2)|(e2sg1);
assign L = (12)|(e2s11);
assign E = e1se2;
 13
14
15
16
             endmodule
           module two_bit_comp(G, L, E, al, a0, b1, b0);
input al, a0, b1, b0;
output G, L, E;
17
19
20
21
22
                         \begin{array}{lll} assign \ G = \ ((al) \, \epsilon \, (^b1)) \, | \, (((al) \, ^ \wedge \, (b1)) \, \epsilon \, ((a0) \, \epsilon \, (^b0))) \, ; \\ assign \ L = \ ((^a1) \, \epsilon \, (b1)) \, | \, (((a1) \, ^ \wedge \, (b1)) \, \epsilon \, ((^a0) \, \epsilon \, (b0))) \, ; \\ assign \ E = \ (al \, ^b1) \, \epsilon \, (a0 \, ^b0) \, ; \\ \end{array} 
23
```

Script

IVSIM 50> run							
#	12:	a0 = 0 $a1 = 1$	a2 = 1	a3 = 1	b0 = 1	b1 = 1	b2 = 1
b3 = 0	G= 1	L =0	E=0				
#	24:	a0 = 1 $a1 = 1$	a2 = 0	a3 = 1	b0 = 1	b1 = 0	b2 = 1
b3 = 0	G= 1	L =0	E=0				
#	36:	a0 = 1 $a1 = 0$	a2 = 1	a3 = 1	b0 = 0	b1 = 1	b2 = 0
b3 = 0	G= 1	L =0	E=0				
#	48:	a0 = 0 $a1 = 1$	a2 = 0	a3 = 1	b0 = 1	b1 = 1	b2 = 1
b3 = 0	G= 1	L =0	E=0				
ŧ	60:	a0 = 0 $a1 = 0$	a2 = 0	a3 = 1	b0 = 0	b1 = 1	b2 = 1
b3 = 1	G= 0	L =1	E=0				
ŧ	72:	a0 = 1 $a1 = 1$	a2 = 0	a3 = 0	b0 = 1	b1 = 1	b2 = 1
b3 = 0	G= 0	L =1	E=0				
ŧ	84:	a0 = 0 $a1 = 0$	a2 = 0	a3 = 0	b0 = 1	b1 = 0	b2 = 0
b3 = 1	G= 0	L =1	E=0				
#	96:	a0 = 1 $a1 = 0$	a2 = 0	a3 = 0	b0 = 0	b1 = 0	b2 = 1
b3 = 1	G= 0	L =1	E=0				
<b>#</b>	108:	a0 = 1 a1 = 1	a2 = 1	a3 = 0	b0 = 0	b1 = 1	b2 = 1
b3 = 1	G= 0	L =1	E=0				
<b>#</b>	120:	a0 = 0 a1 = 0	a2 = 1	a3 = 1	b0 = 0	b1 = 1	b2 = 1
b3 = 0	G= 1	L =0	E=0				
<b>!</b>	132:	a0 = 1 a1 = 1	a2 = 1	a3 = 0	b0 = 1	b1 = 1	b2 = 0
b3 = 0	G= 1	L =0	E=0	-0.1			
b3 = 1	144:	a0 = 0 $a1 = 0$	a2 = 1	a3 = 1	b0 = 0	b1 = 0	b2 = 1
D3 = 1	G= 0	L =0	E=1	-2 0	NO. 1		
b3 = 0	156:	a0 = 1 a1 = 1	a2 = 1	a3 = 0	b0 = 1	b1 = 1	b2 = 1
D3 = 0	G= 0 168:	L = 0 a0 = 0 a1 = 0	E=1 a2 = 0	a3 = 0	b0 = 0	b1 = 0	b2 = 1
b3 = 1	G= 0	L =1	a2 = 0 E=0	a3 = 0	DU = 0	D1 = 0	D2 = 1
D3 = 1	180:	a0 = 1 a1 = 1	a2 = 1	a3 = 0	b0 = 1	b1 = 1	b2 = 0
b3 = 0	G= 1	L =0	E=0	a3 = 0	50 - 1	DI = 1	D2 = 0
455 - 0	192:	a0 = 1 a1 = 1	a2 = 0	a3 - 1	b0 = 1	b1 = 1	b2 = 1
b3 = 0	G= 1	L =0	E=0	45 - 1	50 - 1	DI - 1	D2 - 1
				parator th.v(24)			
<pre># ** Note: \$stop : C:/modeltech64_10.7/examples/4bit_comparator_tb.v(24) # Time: 192 ns Iteration: 0 Instance: /four bit tb</pre>							
IF Time. 132 ha Tellacion. O Thatance. /Tour_bic_cb							

# Wave



Report

