Week 3

Ex1:

Initial and always block


Those are procedural block, all the statements inside initial anad always blocks are executed sequentially.

Those can have more than 1 initial or always block in our design. Those should be used when more than one variable are assigned in initial or always blocks.


Initial block

An initial block is not synthesizable and hence cannot be converted into a hardware schematic with digital elements. Hence initial blocks do not serve much purpose than being used in simulations as these are primarily used to initialize variables and drive design ports with specific values.

An initial block started at the beginning of a simulation at time 0 unit. This block will be executed only once during the entire simulation. Execution of an initial block finishes once all the statements within the block are executed.




Supposing that we add a delay to each gate:



This means that after 10 time units from execution from prev statement, a is assigned 1st with the given value and then after 10 time units, b is assigned to 0.

There are no limits to the number of initial blocks that can be defined in the module. In this example we have 3 initial blocks at the same time.



Initial is not synthesizable for ASIC(synthesizable in some FPGA)

Always blocks


Always block is one of the procedural blocks in Verilog. Statements inside an always block are executed sequentially. The always block is executed at some particular event as this event is defined by a sensitivity list

Sensitivity list is the expression that defines when the always block should be executed and is specified after the @ operator within the parentheses(). This list may contain either 1 or a group of signals whose value change will execute the always block. Particularly, all statements inside the always block get executed whenever the value of signals a or b change.

This block can be used to realize combinational or sequential elements. A sequential element like flip flop becomes active when it's provided with a clock and reset. Similarly, a combinational block becomes active when one of its input values change. These hardware blocks are all working concurrently independent of each other. The connection between each is what determines the flow of data. To model this behavior, an always block is made as a continuous process that gets triggered and performs some action when a signal within the sensitivity list becomes active.

Ex2


K-map ex




Majority



MUX




Half Adder




Full Adder

```
C:/modeltech64_10.7/examples/fa1_tb.v (/fa1_tb) - Default ==
                                                                                                                                                       [ ● 200 ns 월 ▶
 Ln#
         module fal tb();
           reg a,b,cin;
           wire s,c;
         fal dut(
           .a(a),
           .cin(cin),
          .c(c)
  10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
        initial begin
        cin =1'b0;
= repeat(20) begin
          #10;
a = $random();
b = $random();
           end
          $stop;
          end
          endmodule : fal_tb
```




Ex3


Encoder 8x3




Verilog



Decoder 3x8




Verilog



Ex4

DFF



Verilog

```
timescale lns / lps
module dflip_flop (out, din ,clk ,reset );


output reg out ; //needs to be an reg because it is used to hold values even after the clock pulse. input wire din, clk,reset ;//can be wires as it need not hold a value.

always @ (posedge (clk)) begin if (reset) out <= 0; else out <= 0; else endmodule


endmodule
```

```
C:/modeltech64_10.7/examples/d_tb.v (/DTest_v) - Default
                                                                                                                                                                      t ■ Now >
Ln#
             timescale lns / lps
        `define STRLEN 15

module DTest_v;
task passTest;
           input actualOut, expectedOut;
input [`STRLEN*8:0] testType;
inout [7:0] passed;
        if (actualOut==expectedOut)
  10
11
12
13
                      $display ("%s passed", testType);
passed = passed + 1;
   14
           end
  15
  16
17
18
19
20
21
22
           else
                      $display ("%s failed : %d should be %d",testType,actualOut,expectedOut );
           - endtask
         task allPassed;
           input [7:0] passed;
input [7:0] numTests;
  23
24
25
26
27
28
29
30
           if (passed==numTests)
                      $display ("All tests passed");
                       $display("Some tests failed");
  31
32
33
34
                     endtask
           //inputs
reg d;
reg clk;
reg reset;
  35
  36
           reg[7:0] passed;
  38
  39
```



TFF




Verilog

```
C:/modeltech64_10.7/examples/tff_tb.v (/TFlipFlopTB) - Default =
                                                                                                                                                                                                                            = + ₫ ×
                                                                                                                                                                                                                     ★ Now 計
   Ln#
             module TFlipFlopTB;
                // Inputs
reg T;
reg Clk;
               // Outputs
wire Q;
wire Obar;
    10
            // Instantiate the Unit Under Test (UUT)
    11
    12
13
14
15
16
                .T(T),
.Clk(Clk),
              .Q(Q),
.Qbar(Qbar)
    17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
               initial Clk = 0;
    always #100 Clk = ~Clk;
initial T=0;
            always #100 T=~T;
□ initial begin
           Initial begin
// Initialize Inputs
T = 0;
Clk = 0;
D// Wait 100 ns for global reset to finish
// Add stimulus here
end
endmodule
```




JKFF




Verilog

```
C:/modeltech64_10.7/examples/jk_tb.v (/jk_tb) - Default _____
                                                                                                                                                                                          _____+ <u>____</u> ×
| Mow ■ 1
          pjk dut (
             .j(j),
.k(k),
.clk(clk),
              .re(re),
   10
11
12
13
14
15
16
17
18
20
21
22
23
24
25
26
27
28
30
31
32
33
34
             .q(q),
            .qn(qn)
          initial begin forever begin
                      clk<=0;
                      #100;
clk<=1;
                       #100;
           end
end
          initial begin
re=1;j=1;k=0;
#100;
re=0;j=0;k=0;
#100;
              re=0;j=0;k=1;
             #100;
re=0;j=1;k=1;
#100;
            end
            endmodule : jk_tb
```



SRFF



Verilog

