# **Chapter 5:**

### **Chapter 5. Gate-level Modeling**

#### **5.4 Exercises**

1. Create your own 2-input Verilog gates called my\_or, my\_and and my\_not from 2-input Nand gates. Check the functionality of these gates with a stimulus module.

```
1
      //exercise my own gates
 2
 3
      module my gates(c1,c2,c3,a,b);
 4
      output c1,c2,c3;
 5
      input a,b;
 6
 7
      //my or
      wire a1,b1;
 8
 9
      nand (a1,a,a);
      nand (b1,b,b);
10
11
      nand my or (c1,a1,b1);
12
13
      //my and
14
      wire e;
15
      nand (e,a,b);
16
      nand my and (c2,e,e);
17
18
      //my not
      nand my not (c3,a,a);
19
20
21
      endmodule
```

```
//stimulus
 1
 2
      module stimulus;
 3
      reg a,b;
 4
      wire c1, c2, c3;
 5
 6
      initial
7
      begin
8
        a=1'b0; b=1'b0;
9
        #10 a=1'b0; b=1'b1;
10
        #10 a=1'b1; b=1'b0;
11
        #10 a=1'b1; b=1'b1;
12
      end
13
14
      my_gates m1(c1,c2,c3,a,b);
15
16
      initial
17
      begin
18
         $monitor($time, "a= %b, b= %b, c1= %b,
19
                           c2 = %b, c3 = %b\n", a, b, c1, c2, c3);
20
      end
21
22
      endmodule
```

```
0a= 0, b= 0, c1= 0,

c2= 0, c3= 1

10a= 0, b= 1, c1= 1,

c2= 0, c3= 1

20a= 1, b= 0, c1= 1,

c2= 0, c3= 0

30a= 1, b= 1, c1= 1,

c2= 1, c3= 0
```

2. A 2-input xor gate can be built from my\_and, my\_or and my\_not gates. Construct an xor module in Verilog that realizes the logic function, z=xy'+x'y. Inputs are x and y, and z is the output. Write a stimulus module that exercises all four combinations of x and y inputs.

```
//exercise 2.
 1
 2
      module my xor(z,x,y);
      output z;
 4
      input x, y;
 5
6
      wire x n, y n, x ny, xy n;
 7
      //~x , ~y
8
      my_gates m1(.c3(x n),.a(x));
9
10
      my gates m2(.c3(y n),.a(y));
11
12
      //~xy, x~y
13
      my gates m3(.c2(x ny),.a(x n),.b(y));
14
      my gates m4(.c2(xy n),.a(x),.b(y n));
15
16
      1/2
17
      my gates m5(.c1(z),.a(x ny),.b(xy n));
18
      endmodule
19
```

```
//stimulus
 2
      module stimulus;
 3
      reg x, y;
 4
      wire z;
 5
 6
      initial
 7
     begin
 8
        x=1'b0; y=1'b0;
 9
        #10 x=1'b0; y=1'b1;
10
       #10 x=1'b1; y=1'b0;
11
        #10 x=1'b1; y=1'b1;
12
      end
13
14
      my xor x1(z,x,y);
15
16
      initial
17
      begin
        $monitor($time, "x= %b, y= %b, z= %b\n", x,y,z);
18
19
      end
20
21
      endmodule
```

```
0x= 0, y= 0, z= 0

10x= 0, y= 1, z= 1

20x= 1, y= 0, z= 1

30x= 1, y= 1, z= 0
```

3. The 1-bit full adder described in the chapter can be expressed in a sum of products form.

```
sum=a.b.c_in+a'.b.c_in'+a'.b'.c_in+a.b'c_in'
c_out=a.b+b.c_in+a.c_in
```

Assuming a,b,c\_in are the inputs and sum and c\_out are the outputs, design a logic circuit to implement the 1-bit full adder, using only and, not, and or gates. Write the Verilog description for the circuit. You may use up to 4-input Verilog primitive and and or gates. Write the stimulus for the full adder and check the functionality for all input combinations.

my answer:

```
//exercise 3, 1-bit full adder
 2
      module fa(a,b,c_in,sum,c_out);
 3
    output sum, c out;
 4
     input a,b,c in;
 5
 6
    wire s1, s2, s3, s4; //s1=abc in, s2=a'bc in', s3=a'b'c in, s4=ab'c in'
7
      wire a n,b n,c in n;
     wire c1,c2,c3; //c1=ab, c2=bc in, c3=ac in
8
9
10
      not (a n,a);
      not (b_n,b);
11
12
      not (c_in_n,c_in);
13
14
      and (s1,a,b,c_in);
15
      and (s2,a_n,b,c_in_n);
16
      and (s3, a n, b n, c in);
17
      and (34, a, b n, c in n);
18
      and (c1,a,b);
19
      and (c2,b,c in);
20
      and (c3,a,c in);
21
22
      or (sum, s1, s2, s3, s4);
23
      or (c_out, c1, c2, c3);
24
25
      endmodule
```

```
//stimulus
2
      module test;
3
      reg a,b,c_in;
 4
      wire sum, c out;
 5
 6
     fa fl(a,b,c_in,sum,c_out);
 7
8
      initial
9
10
        a=1'b0;b=1'b0;c_in=1'b0;
        #10 a-1'b0; b-1'b0; c_in-1'b1;
11
        #10 a-1'b0; b-1'b1; c_in-1'b0;
12
        #10 a=1'b0; b=1'b1; c_in=1'b1;
13
        #10 a=1'b1; b=1'b0; c_in=1'b0;
        #10 a=1'b1; b=1'b0; c_in=1'b1;
15
        #10 a-1'b1; b-1'b1; c_in-1'b0;
16
17
        #10 a=1'b1; b=1'b1; c in=1'b1;
18
      end
19
20
      initial
21
      begin
        $monitor($time, "a" &b, b= &b, c_in= &b, c_out= &b, sum= &b\n",a,b,c_in,c_out,sum);
22
23
      endmodule
25
```

```
0a= 0, b= 0, c_in= 0, c_out= 0, sum= 0

10a= 0, b= 0, c_in= 1, c_out= 0, sum= 1

20a= 0, b= 1, c_in= 0, c_out= 0, sum= 1

30a= 0, b= 1, c_in= 1, c_out= 1, sum= 0


40a= 1, b= 0, c_in= 0, c_out= 0, sum= 1

50a= 1, b= 0, c_in= 1, c_out= 1, sum= 0

60a= 1, b= 1, c_in= 0, c_out= 1, sum= 0

70a= 1, b= 1, c_in= 1, c_out= 1, sum= 1
```

## 4. The logic diagram for an RS latch with delay is shown below.



Write the Verilog description for the RS latch. Include delays of 1 unit when instantiating the nor gates. Write the stimulus module for the RS latch, using the following table, and verify the outputs.

set	reset	$q_{n+1}$
0	0	q <sub>n</sub>
0	1	0
1	0	1
1	1	?


```
//exercise 4, sr latch
module sr_latch(r,s,q,qb);
input r,s;

output q,qb;


nor #(1) n1(q,r,qb);
nor #(1) n2(qb,s,q);

endmodule
```

```
1
      //stimulus
 2
      module test;
 3
      reg r,s;
 4
      wire q,qb;
 5
 6
      sr latch m1(.r(r),.s(s),.q(q),.qb(qb));
 7
8
      initial
 9
      begin
10
        s=1'b0; r=1'b0;
11
        #10 s=1'b0; r=1'b1;
12
        #10 s=1'b1; r=1'b0;
13
        #10 s=1'b1; r=1'b1;
14
      end
15
16
      initial
17
      begin
        $monitor($time, " s= %b, r= %b, q= %b\n", s,r,q);
18
19
      end
20
21
      endmodule
```



5. Design a 2-to-1 multiplexer using bufif0 and bufif1 gates as shown below.



The delay specification for gates b1 and b2 are as follows:

	Min	Тур	Max
Rise	1	2	3
Fall	3	4	5
Turnoff	5	6	7

## Apply stimulus and test the output values.

```
//exercise 5, mux2-to-1
1
2
     module mux2 to 1(out, in1, in0, s);
3
     output out;
4
     input in1, in0,s;
5
6
     bufif1 #(1:3:5,2:4:6,3:5:7) b2 (out,in1,s);
     bufif0 #(1:3:5,2:4:6,3:5:7) b1(out,in0,s);
7
8
9
     endmodule
```

```
1
     //stimulus
2
      module test;
 3
      reg in1, in0,s;
4
     wire out;
5
 6
      mux2_to_1 m1(.in1(in1),.in0(in0),.s(s),.out(out));
7
      initial
8
      begin
9
        in1=1'b0; in0=1'b1; s=1'b0;
10
        #10 s=1'b1;
       #10 s=1'b0;
11
12
      end
13
14
      initial
15
      begin
16
        $monitor($time, "in1= %b, in0= %b, s= %b, out= %b\n",in1,in0,s,out);
17
      end
18
19
      endmodule
```

```
0inl= 0, in0= 1, s= 0, out= x
5inl= 0, in0= 1, s= 0, out= 1
10inl= 0, in0= 1, s= 1, out= 1
14inl= 0, in0= 1, s= 1, out= x
15inl= 0, in0= 1, s= 1, out= 0
20inl= 0, in0= 1, s= 0, out= 0
23inl= 0, in0= 1, s= 0, out= x
25inl= 0, in0= 1, s= 0, out= 1
```