

Prob 1

1.1

Verilog

```
module cp_4bit (
    input [3:0] A ,
    input [3:0] B ,
    output A_lt_B,
    output A_eq_B,
    output A_gt_B
);

    wire X3; // X3 = A[3] xnor B[3]
    wire X2; // X2 = A[2] xnor B[2]
    wire X1; // X1 = A[1] xnor B[1]
    wire X0; // X0 = A[0] xnor B[0]
    wire outl1; // outl1 = (~A[3]) & B[3]
    wire outl2; // outl2 = X3 & (~A[2]) & B[2]
    wire outl3; // outl3 = X3 & X2 & (~A[1]) & B[1]
    wire outl4; // outl4 = X3 & X2 & X1 & (~A[0]) & B[0]
    wire outg1; // outg1 = A[3] & (~B[3])
    wire outg2; // outg2 = X3 & A[2] & (~B[2])
    wire outg3; // outg3 = X3 & X2 & A[1] & (~B[1])
    wire outg4; // outg4 = X3 & X2 & X1 & A[0] & (~B[0])

    // X3 = A[3] xnor B[3]
    xnor x0(X3, A[3], B[3]);

    // X2 = A[2] xnor B[2]
    xnor x1(X2, A[2], B[2]);
```

```
// X1 = A[1] xnor B[1]
```

```
xnor x2(X1, A[1], B[1]);
```

```
// X0 = A[0] xnor B[0]
```

```
xnor x3(X0, A[0], B[0]);
```

```
// outl1 = (~A[3]) & B[3]
```

```
and a0(outl1, ~A[3], B[3]);
```

```
// outl2 = X3 & (~A[2]) & B[2]
```

```
and a1(outl2, X3, ~A[2], B[2]);
```

```
// outl3 = X3 & X2 & (~A[1]) & B[1]
```

```
and a3(outl3, X3, X2, ~A[1], B[1]);
```

```
// outl4 = X3 & X2 & X1 & (~A[0]) & B[0]
```

```
and a4(outl4, X3, X2, X1, ~A[0], B[0]);
```

```
// A_lt_B = outl1 | outl2 | outl3 | outl4
```

```
or o0(A_lt_B, outl1, outl2, outl3, outl4);
```

```
// A_eq_B = X3 & X2 & X1 & X0
```

```
and a5(A_eq_B, X3, X2, X1, X0);
```

```
// outg1 = A[3] & (~B[3])
```

```
and a6(outg1, A[3], ~B[3]);
```

```
// outg2 = X3 & A[2] & (~B[2])
```

```
and a7(outg2, X3, A[2], ~B[2]);
```

```
// outg3 = X3 & X2 & A[1] & (~B[1])
```

```
and a8(outg3, X3, X2, A[1], ~B[1]);
```

```
// outg4 = X3 & X2 & X1 & A[0] & (~B[0])
```

```
and a9(outg4, X3, X2, X1, A[0], ~B[0]);
```

```
// A_gt_B = outg1 | outg2 | outg3 | outg4
```

```
or o1(A_gt_B, outg1, outg2, outg3, outg4);
```

```
endmodule : cp_4bit
```

Testbench

```
1  module tb ();
2
3      reg [3:0] A    ;
4      reg [3:0] B    ;
5      wire      A_lt_B;
6      wire      A_eq_B;
7      wire      A_gt_B;
8      integer    error ;
9
10     cp_4bit dut(
11         .A      (A    ),
12         .B      (B    ),
13         .A_lt_B (A_lt_B),
14         .A_eq_B (A_eq_B),
15         .A_gt_B (A_gt_B)
16     );
17
18     initial begin
19         error = 0;
20         repeat(100) begin
21             #10;
22             A = $random();
23             B = $random();
24             #2;
25             if (A_lt_B != (A < B) || A_eq_B != (A == B) || A_gt_B != (A > B)) begin
26                 error = error + 1;
27             end
28             $display($time, ":\t\tA = ", A, "\t\tB = ", B, "\t\tA_lt_B = ", A_lt_B, "\t\tA_eq_B = ", A_eq_B, "\t\tA_gt_B = ", A_gt_B, "\t\terror = ", error);
29         end
30         $stop;
31     end
32
33 endmodule : tb
34
```


Script

```

# vsim -voptargs="+acc" work.tb
# Start time: 23:20:12 on Nov 19, 2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb(fast)
# Loading work.cp_4bit(fast)
add wave -position insertpoint sim:/tb/*
VSI111> run
#
# 12:  A = 4      B = 1      A.lt_B = 0      A.eq_B = 0      A.gt_B = 1      error = 0
# 24:  A = 9      B = 3      A.lt_B = 0      A.eq_B = 0      A.gt_B = 1      error = 0
# 36:  A = 13     B = 13     A.lt_B = 0      A.eq_B = 1      A.gt_B = 0      error = 0
# 48:  A = 5      B = 2      A.lt_B = 0      A.eq_B = 0      A.gt_B = 1      error = 0
# 60:  A = 1      B = 13     A.lt_B = 1      A.eq_B = 0      A.gt_B = 0      error = 0
# 72:  A = 6      B = 13     A.lt_B = 1      A.eq_B = 0      A.gt_B = 0      error = 0
# 84:  A = 13     B = 12     A.lt_B = 0      A.eq_B = 0      A.gt_B = 1      error = 0
# 96:  A = 9      B = 6      A.lt_B = 0      A.eq_B = 0      A.gt_B = 1      error = 0
# 108: A = 5      B = 10     A.lt_B = 1      A.eq_B = 0      A.gt_B = 0      error = 0
# 120: A = 5      B = 7      A.lt_B = 1      A.eq_B = 0      A.gt_B = 0      error = 0
# 132: A = 2      B = 15     A.lt_B = 1      A.eq_B = 0      A.gt_B = 0      error = 0
# 144: A = 2      B = 14     A.lt_B = 0      A.eq_B = 0      A.gt_B = 0      error = 0
# 156: A = 8      B = 5      A.lt_B = 0      A.eq_B = 0      A.gt_B = 1      error = 0
# 168: A = 12     B = 13     A.lt_B = 1      A.eq_B = 0      A.gt_B = 0      error = 0
# 180: A = 13     B = 5      A.lt_B = 0      A.eq_B = 0      A.gt_B = 1      error = 0
# 192: A = 3      B = 10     A.lt_B = 0      A.eq_B = 1      A.gt_B = 0      error = 0
# 204: A = 0      B = 0      A.lt_B = 0      A.eq_B = 1      A.gt_B = 0      error = 0
# 216: A = 10     B = 13     A.lt_B = 1      A.eq_B = 0      A.gt_B = 0      error = 0
# 228: A = 6      B = 3      A.lt_B = 0      A.eq_B = 0      A.gt_B = 1      error = 0
# 240: A = 13     B = 3      A.lt_B = 0      A.eq_B = 0      A.gt_B = 1      error = 0
# 252: A = 11     B = 5      A.lt_B = 0      A.eq_B = 0      A.gt_B = 1      error = 0
# 264: A = 2      B = 14     A.lt_B = 1      A.eq_B = 0      A.gt_B = 0      error = 0
# 276: A = 13     B = 15     A.lt_B = 1      A.eq_B = 0      A.gt_B = 0      error = 0
# 288: A = 3      B = 10     A.lt_B = 1      A.eq_B = 0      A.gt_B = 0      error = 0
# 300: A = 10     B = 12     A.lt_B = 1      A.eq_B = 0      A.gt_B = 0      error = 0
# 312: A = 2      B = 10     A.lt_B = 1      A.eq_B = 0      A.gt_B = 0      error = 0
# 324: A = 1      B = 8      A.lt_B = 1      A.eq_B = 0      A.gt_B = 0      error = 0
# 336: A = 8      B = 9      A.lt_B = 1      A.eq_B = 0      A.gt_B = 0      error = 0
# 348: A = 11     B = 6      A.lt_B = 0      A.eq_B = 0      A.gt_B = 1      error = 0
# 360: A = 6      B = 14     A.lt_B = 1      A.eq_B = 0      A.gt_B = 0      error = 0
# 372: A = 12     B = 10     A.lt_B = 0      A.eq_B = 0      A.gt_B = 1      error = 0
# 384: A = 11     B = 1      A.lt_B = 0      A.eq_B = 0      A.gt_B = 1      error = 0
# 396: A = 5      B = 15     A.lt_B = 1      A.eq_B = 0      A.gt_B = 0      error = 0
# 408: A = 11     B = 10     A.lt_B = 0      A.eq_B = 0      A.gt_B = 1      error = 0
# 420: A = 14     B = 5      A.lt_B = 0      A.eq_B = 0      A.gt_B = 1      error = 0
# 432: A = 1      B = 9      A.lt_B = 1      A.eq_B = 0      A.gt_B = 0      error = 0
# 444: A = 2      B = 12     A.lt_B = 1      A.eq_B = 0      A.gt_B = 0      error = 0
# 456: A = 15     B = 15     A.lt_B = 0      A.eq_B = 1      A.gt_B = 0      error = 0
# 468: A = 8      B = 7      A.lt_B = 0      A.eq_B = 0      A.gt_B = 1      error = 0
# 480: A = 15     B = 12     A.lt_B = 0      A.eq_B = 0      A.gt_B = 1      error = 0
# 492: A = 11     B = 9      A.lt_B = 0      A.eq_B = 0      A.gt_B = 1      error = 0
VSI112>

```

Wave



Report

Testplan Design DesUnits

tb

ModelSim Coverage Report

Number of tests run: 1
Passed: 1
Warning: 0
Error: 0
Fatal: 0

[List of tests included in report...](#)
[List of global attributes included in report...](#)
[List of Design Units included in report...](#)

Coverage Summary by Structure:

Design Scope	Hits %	Coverage %
tb	50.71%	47.02%
du1	100.00%	100.00%

Coverage Summary by Type:

Coverage Type	Bins	Hits	Misses	Weight	% Hit	Coverage
Statements	9	8	1	1	88.88%	88.88%
Branches	2	1	1	1	50.00%	50.00%
FEC Conditions	3	0	3	1	0.00%	0.00%
Toggles	126	62	64	1	49.20%	49.20%

Report generated by ModelSim (ver. 10.7) on Saturday 19 November 2022 23:32:03 with command line:
vcover report -html comparator_cov.ucdb


1.2

Full adder 4 bit

Verilog

Ln#	
1	module full_adder_4bit(a,b,cin,sum,cout);
2	input [3:0]a,b;
3	input cin;
4	output [3:0] sum;
5	output cout;
6	wire c1,c2,c3;
7	
8	// Instantiate the 1-bit adders
9	full_adder FA0(a[0],b[0],cin,sum[0],c1);
10	full_adder FA1(a[1],b[1],c1,sum[1],c2);
11	full_adder FA2(a[2],b[2],c2,sum[2],c3);
12	full_adder FA3(a[3],b[3],c3,sum[3],cout);
13	endmodule
14	
15	module full_adder(a,b,cin,sum,cout);
16	input a,b,cin;
17	output sum,cout;
18	reg sum,cout;
19	always@(a or b or cin)
20	begin
21	sum = a^b^cin;
22	cout = (a&b) (a& cin) (b & cin);
23	end
24	endmodule
25	

Testbench




```
M F:/VHDL/ET5080E - 20221/HW6/Prob 1/4bit_fulladder/FA_tb.v (/test_adder) - Default
Ln#
1  module test_adder;
2      reg[3:0] a,b;
3      reg cin;
4      wire[3:0] sum;
5      wire cout;
6      full_adder_4bit dut(a,b,cin,sum,cout);
7      initial
8      begin
9          a = 4'b0000;
10         b = 4'b0000;
11         cin = 1'b0;
12         #50;
13         a = 4'b0101;
14         b = 4'b1010;
15         #50;
16         a = 4'b1111;
17         b = 4'b0001;
18         #50;
19         a = 4'b0110;
20         b = 4'b0001;
21         $display(":\t\t a =",a,"\t\t b =",b, "\t\t cin= ",cin,"\t\t sum = ", sum, "\t\t cout= ",
22         end
23     endmodule
24
```

Script

```
user ~
VSIM 8> run
# :          a = 6          b = 1
  cin= 0      sum = 0      cout= 1
VSIM 9> run -all
VSIM 10> run -all

VSIM 10> |
```

Wave



Report

Testplan

Design

DesUnits

fa_tb

ModelSim Coverage Report

Number of tests run: 1
Passed: 1
Warning: 0
Error: 0
Fatal: 0

[List of tests included in report...](#)
[List of global attributes included in report...](#)
[List of Design Units included in report...](#)

Coverage Summary by Structure:

Design Scope	Hits %	Coverage %
fa_tb	73.33%	81.81%
dut	62.50%	62.50%

Coverage Summary by Type:

Coverage Type	Bins	Hits	Misses	Weight	% Hit	Coverage
Statements	8	8	0	1	100.00%	100.00%
Toggles	22	14	8	1	63.63%	63.63%

Total Coverage: 73.33% 81.81%

Report generated by ModelSim (ver. 10.7) on Sunday 13 November 2022 19:59:21 with command line:
vcover report -html fa_cov.ucdb

Carry look ahead adder 4 bit

Verilog

```

F:\VHDL\ET5080E - 20221\HW6\Prob 1\4bit_carrylookahead\CA.v (/Test_CLA_4bit/uut) - Default
Ln#
1 module CLA_4bit(
2   output [3:0] S,
3   output Cout,PG,GG,
4   input [3:0] A,B,
5   input Cin
6 );
7   wire [3:0] G,P,C;
8
9   assign G = A & B; //Generate
10  assign P = A ^ B; //Propagate
11  assign C[0] = Cin;
12  assign C[1] = G[0] | (P[0] & C[0]);
13  assign C[2] = G[1] | (P[1] & G[0]) | (P[1] & P[0] & C[0]);
14  assign C[3] = G[2] | (P[2] & G[1]) | (P[2] & P[1] & G[0]) | (P[2] & P[1] & P[0] & C[0]);
15  assign Cout = G[3] | (P[3] & G[2]) | (P[3] & P[2] & G[1]) | (P[3] & P[2] & P[1] & G[0]) | (P[3] & P[2] & P[1] & P[0] & C[0]);
16  assign S = P ^ C;
17
18  assign PG = P[3] & P[2] & P[1] & P[0];
19  assign GG = G[3] | (P[3] & G[2]) | (P[3] & P[2] & G[1]) | (P[3] & P[2] & P[1] & G[0]);
20 endmodule
21

```

Testbench

```

1 module Test_CLA_4bit;
2   // Inputs
3   reg [3:0] A;
4   reg [3:0] B;
5   reg Cin;
6
7   // Outputs
8   wire [3:0] S;
9   wire Cout;
10  wire PG;
11  wire GG;
12
13  // Instantiate the Unit Under Test (UUT)
14  CLA_4bit uut (
15    .S(S),
16    .Cout(Cout),
17    .PG(PG),
18    .GG(GG),
19    .A(A),
20    .B(B),
21    .Cin(Cin)
22  );
23
24  initial begin
25    // Initialize Inputs
26    A = 0; B = 0; Cin = 0;
27    // Wait 100 ns for global reset to finish
28    #100;
29
30    // Add stimulus here
31    A=4'b0001;B=4'b0000;Cin=1'b0;
32    #10 A=4'b100;B=4'b0011;Cin=1'b0;
33    #10 A=4'b1101;B=4'b1010;Cin=1'b1;
34    #10 A=4'b1110;B=4'b1001;Cin=1'b0;
35    #10 A=4'b1111;B=4'b1010;Cin=1'b0;
36    end
37
38  initial begin
39    $monitor("time=", $time, " A=%b B=%b Cin=%b : Sum=%b Cout=%b PG=%b GG=%b", A, B, Cin, S, Cout, PG, GG);
40    end
41 endmodule
42

```


Script

```


# Loading work.Test_CLA_4bit(100);
# Loading work.CLA_4bit(fast)
add wave -position insertpoint sim:/Test_CLA_4bit/*
VSIM 14> run
# time=          0 A=0000 B=0000 Cin=0 : Sum=0000 Cout=0 PG=0 GG=0
# time=         100 A=0001 B=0000 Cin=0 : Sum=0001 Cout=0 PG=0 GG=0
# time=         110 A=0100 B=0011 Cin=0 : Sum=0111 Cout=0 PG=0 GG=0
# time=         120 A=1101 B=1010 Cin=1 : Sum=1000 Cout=1 PG=0 GG=1
# time=         130 A=1110 B=1001 Cin=0 : Sum=0111 Cout=1 PG=0 GG=1
# time=         140 A=1111 B=1010 Cin=0 : Sum=1001 Cout=1 PG=0 GG=1

```

Wave



Report



Structure, delay and speed

	4-bit Full Adder	4-bit Carry Look Ahead Adder
--	------------------	------------------------------

Circuit		
Structure	<ul style="list-style-type: none"> + Including n full adders connecting in series + Each full adder has to wait for its carry-in from its prev stage full adder + Thus, nth full adder has to wait until all $(n - 1)$ full adders have completed their operations 	<ul style="list-style-type: none"> + The carry-in of any full adder is independent of the carry bits generated during intermediate stages + Known carry-in provided at the beginning and bits being added in the prev stages. Which enables the ability to evaluate the carry-in of any stages at the instant of time + No need for waiting the carry-in generated by its prev stage full adder
Delay	High delay as n increases	Low delay
Speed	Extremely slow as n increases	Faster than 4-bit Full adder

Prob 2

Prob 2:

1. Statement assign

A continuous assignment is the most basic statement in dataflow modelling, used to drive a value onto a net. This assignment replaces gates in the description of the circuit and describes the circuit at a higher level of abstraction. The assignment statement starts with the keyword assign

```
continuous_assign ::= assign [ drive_strength ] [ delay3 ]
                    list_of_net_assignments ;
list_of_net_assignments ::= net_assignment { , net_assignment }
net_assignment ::= net_lvalue = expression
```

Some further notations for the assignment:

- The left hand side of an assignment must always be a scalar or vector net or a concatenation of scalar and vector nets. It cannot be a scalar or vector register

- Continuous assignments are always active. The assignment expression is evaluated as soon as one of the right-hand-side operands changes and the value is assigned to the left hand side net
- The operands on the right-hand side can be registers or nets or function calls. Registers or nets can be scalars or vectors.
- Delay values can be specified for assignments in terms of time units. Delay value are used to control the time when a net is assigned the evaluated value. This feature is similar to specifying delays for gates. It is very useful in modeling timing behavior in real circuits.

1.1 Implicit Continuous Assignment

Instead of declaring a net and then writing a continuous assignment on the net, Verilog provides a shortcut by which a continuous assignment can be placed on a net when it is declared. There can be only 1 implicit declaration assignment per net because a net is declared only once.

```
//Regular continuous assignment
wire out;
assign out = in1 & in2;

//Same effect is achieved by an implicit continuous assignment
wire out = in1 & in2;
```

1.2 Implicit Net Declaration

If a signal name is used to the left of the continuous assignment, an implicit net declaration will be inferred for that signal name. If the net is connected to a modul port the width of the inferred net is equal to the width of the module port

```
// Continuous assign. out is a net.
wire i1, i2;
assign out = i1 & i2; //Note that out was not declared as a wire
                     //but an implicit wire declaration for out
                     //is done by the simulator
```

2. Define, examples of expressions, operands, operator in Dataflow Modelling

2.1 Expressions

- Are constructs that combine operators and operands to produce a result

```
// Examples of expressions. Combines operands and operators
a ^ b
addr1[20:17] + addr2[20:17]
in1 | in2
```

2.2 Operands

There are varied data types. Some constructs will take only certain types of operands.

Operands can be constants, integers, real numbers, nets, registers, times, bit select, part select, memories or function calls

```

integer count, final_count;
final_count = count + 1; //count is an integer operand

real a, b, c;
c = a - b; //a and b are real operands

reg [15:0] reg1, reg2;
reg [3:0] reg_out;
reg_out = reg1[3:0] ^ reg2[3:0]; //reg1[3:0] and reg2[3:0] are
                                //part-select register operands

reg ret_value;
ret_value = calculate_parity(A, B); //calculate_parity is a
                                //function type operand

```

2.3 Operators

Act on the operands to produce desired results as various types of operators are provided in Verilog

```

d1 && d2 // && is an operator on operands d1 and d2
!a[0] // ! is an operator on operand a[0]
B >> 1 // >> is an operator on operands B and 1

```

102

3. Dataflow Modelling operators


This provides many different operator types. Operators can be arithmetic, logical, relational, equality, bitwise, reduction, shift, concatenation or conditional.


Table 6-1. Operator Types and Symbols

Operator Type	Operator Symbol	Operation Performed	Number of Operands
Arithmetic	*	multiply	two
	/	divide	two
	+	add	two
	-	subtract	two
	%	modulus	two
	**	power (exponent)	two
Logical	!	logical negation	one
	&&	logical and	two
		logical or	two
Relational	>	greater than	two
	<	less than	two
	>=	greater than or equal	two
	<=	less than or equal	two
Equality	==	equality	two
	!=	inequality	two
	===	case equality	two
	!==	case inequality	two

Bitwise	~	bitwise negation	one
	&	bitwise and	two
		bitwise or	two
	^	bitwise xor	two
	^^ or ^^	bitwise xnor	two
Reduction	&	reduction and	one
	~&	reduction nand	one
		reduction or	one
	~	reduction nor	one
	^	reduction xor	one
	^^ or ^^	reduction xnor	one
Shift	>>	Right shift	Two
	<<	Left shift	Two
	>>>	Arithmetic right shift	Two
	<<<	Arithmetic left shift	Two
Concatenation	{ }	Concatenation	Any number
Replication	{ { } }	Replication	Any number
Conditional	?:	Conditional	Three

Prob 3





test_counter	test_count...	Module	DU Instance	+acc=...
#INITIAL#31	test_count...	Process	-	+acc=...
#vsim_capacity#		Capacity	Statistics	+acc=...

sim - Default

Instance	Design unit	Design unit type	Top Category	Visibility	Tr
test_counter	test_count...	Module	DU Instance	+acc=...	
du2	counter(fast)	Module	DU Instance	+acc=...	
#INITIAL#31	test_count...	Process		+acc=...	
#vsim_capacity#		Capacity	Statistics	+acc=...	

Transcript

```

(vsim-1014) No objects found matching '/test_c
counter/'.
# Load canceled
VSI7> vsim -voptargs="+acc work.test_counter
# End time: 09:24:28 on Nov 25,2022, Elapsed tim
e: 0:06:12
# Errors: 5, Warnings: 0
# vsim -voptargs="+acc" work.test_counter
# Start time: 09:24:28 on Nov 25,2022
# ** Note: (vsim-3812) Design is being optimized
...
# Loading work.test_counter(fast)
# Loading work.counter(fast)
VSI8> do sim.do
#
# 0 1 0 x
# 3 1 0 0
# 50 1 1 0
# 100 0 0 0
# 150 0 1 0
# 152 0 1 1
# 200 0 0 1
# 250 0 1 1
# 252 0 1 2
# 300 0 0 2
# 350 0 1 2
# 352 0 1 3
# 400 1 0 3
# 403 1 0 0
# 450 1 1 0
# 500 1 0 0
# 550 1 1 0
# 600 1 0 0
# 650 1 1 0
# 700 1 0 0
# 750 1 1 0
# 800 0 0 0
# 850 0 1 0
# 852 0 1 1
# 900 0 0 1
# 950 0 1 1
# 952 0 1 2

```

Wave - Default

Log	00	01	02	00	01
/test_counter/count	sho2				
/test_counter/jk	tho				
/test_counter/reset	tho				