







Chapter 3 Simulation







Chapter 4 Simulation



Project - C:/modeltech64_10.6d/examples/test

| Name | Status | Type | Order | Modified |
|------------|--------|---------|-------|-------------------------|
| tcounter.v | | Verilog | 1 | 02/24/2018 01:09:58 ... |
| counter.v | | Verilog | 0 | 02/24/2018 01:09:58 ... |

Project - C:/modeltech64_10.6d/examples/test

| Name | Status | Type | Order | Modified |
|------------|--------|---------|-------|-------------------------|
| tcounter.v | | Verilog | 0 | 02/24/2018 01:09:58 ... |
| counter.v | | Verilog | 1 | 02/24/2018 01:09:58 ... |

| Library | | | |
|-------------------|--------------|-------------------------------------|--|
| Name | Type | Path | |
| work | Library | C:/modeltech64_10.6d/examples/work | |
| M_opt | Optimized... | | |
| M_opt1 | Optimized... | | |
| counter | Module | C:/Users/MINH.DTN193231/Document... | |
| test_counter | Module | C:/Users/MINH.DTN193231/Document... | |
| work1 (empty) | Library | C:/modeltech64_10.6d/examples/work1 | |
| floatfixlib | Library | \$MODEL_TECH/./floatfixlib | |
| ieee_env (empty) | Library | \$MODEL_TECH/./ieee_env | |
| infact | Library | \$MODEL_TECH/./infact | |
| mc2_lib | Library | \$MODEL_TECH/./mc2_lib | |
| mgc_ams (empty) | Library | \$MODEL_TECH/./mgc_ams | |
| mtiAvm | Library | \$MODEL_TECH/./avm | |
| mtiOvm | Library | \$MODEL_TECH/./ovm-2.1.2 | |
| mtiPA (empty) | Library | \$MODEL_TECH/./pa_lib | |
| mtiRnm | Library | \$MODEL_TECH/./rnm | |
| mtiUPF | Library | \$MODEL_TECH/./upf_lib | |
| mtiUvm | Library | \$MODEL_TECH/./uvm-1.1d | |
| osvvm | Library | \$MODEL_TECH/./osvvm | |
| sv_std | Library | \$MODEL_TECH/./sv_std | |
| vhdlopt_lib | Library | \$MODEL_TECH/./vhdlopt_lib | |
| vital2000 | Library | \$MODEL_TECH/./vital2000 | |
| ieee | Library | \$MODEL_TECH/./ieee | |
| modelsim_lib | Library | \$MODEL_TECH/./modelsim_lib | |
| std | Library | \$MODEL_TECH/./std | |
| std_developerskit | Library | \$MODEL_TECH/./std_developerskit | |
| synopsys | Library | \$MODEL_TECH/./synopsys | |
| verilog | Library | \$MODEL_TECH/./verilog | |

| Project - C:/modeltech64_10.6d/examples/test | | | | |
|--|--------|---------|-------|-------------------------|
| Name | Status | Type | Order | Modified |
| counter.v | ✓ | Verilog | 0 | 02/24/2018 01:09:58 ... |
| counter.v | ✓ | Verilog | 1 | 02/24/2018 01:09:58 ... |

Add Folder

Folder Name

Design Files

Folder Location

Top Level

OK

Cancel

| | | | | |
|--------------|---|---------|---|-------------------------|
| tcounter.v | ✓ | Verilog | 0 | 02/24/2018 01:09:58 ... |
| counter.v | ✓ | Verilog | 1 | 02/24/2018 01:09:58 ... |
| Design Files | | Folder | | |
| HDL | | Folder | | |

| | | | | |
|--------------|---|---------|---|-------------------------|
| tcounter.v | ✓ | Verilog | 0 | 02/24/2018 01:09:58 ... |
| counter.v | ✓ | Verilog | 1 | 02/24/2018 01:09:58 ... |
| Design Files | | Folder | | |
| HDL | | Folder | | |

M Project Compiler Settings

General | Verilog & SystemVerilog | Coverage

General Settings

☐ Do Not Compile Compile to library: work

Place in Folder: HDL

File Properties

Multiple files selected

OK Cancel

| | | | |
|--|---------|---|-------------------------|
|  Design Files | Folder | | |
|  HDL | Folder | | |
|  tcounter.v | Verilog | 0 | 02/24/2018 01:09:58 ... |
|  counter.v | Verilog | 1 | 02/24/2018 01:09:58 ... |

| | | | |
|--|---------|---|-------------------------|
|  Design Files | Folder | | |
|  HDL | Folder | | |
|  tcounter.v | Verilog | 0 | 02/24/2018 01:09:58 ... |
|  counter.v | Verilog | 1 | 02/24/2018 01:09:58 ... |
|  counter | Simu... | | |

Instance | Design unit | De | Name | Now

| Instance | Design unit | De | Name | Now |
|-----------------|---------------|----|------|-----|
| test_counter | test_count... | Mk | | |
| #INITIAL#23 | test_count... | Pr | | |
| #INITIAL#31 | test_count... | Pr | | |
| #vsim_capacity# | test_count... | Ca | | |

Processes (Active)

| Name | Type |
|-------------|------|
| #INITIAL#23 | Ini |
| #INITIAL#31 | Ini |

Library | Project | sim

Transcript

```
# Errors: 0, warnings: 0
vsim work.test_counter -t ps
# vsim work.test_counter -t ps
# Start time: 19:52:37 on Oct 15, 2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
```

Now | 0 ps | 100%

Cursor 1 | 0 ps | 0 ps