Ex1:


.cout(c3));

Verilog code: module ripple_carry_16_bit(a, b, cin,sum, cout); input [15:0] a,b; input cin; output [15:0] sum; output cout; wire c1,c2,c3; ripple_carry_4_bit rca1 (.a(a[3:0]),.b(b[3:0]),.cin(cin), .sum(sum[3:0]), .cout(c1)); ripple_carry_4_bit rca2(.a(a[7:4]),.b(b[7:4]),.cin(c1), .sum(sum[7:4]), .cout(c2)); ripple_carry_4_bit rca3(.a(a[11:8]),.b(b[11:8]),.cin(c2), .sum(sum[11:8]),

```
ripple_carry_4_bit rca4(
.a(a[15:12]),
.b(b[15:12]),
.cin(c3),
.sum(sum[15:12]),
.cout(cout));
endmodule
//4-bit Ripple Carry Adder
module ripple_carry_4_bit(a, b, cin, sum, cout);
input [3:0] a,b;
input cin;
wire c1,c2,c3;
output [3:0] sum;
output cout;
full_adder fa0(.a(a[0]), .b(b[0]),.cin(cin), .sum(sum[0]),.cout(c1));
full_adder fa1(.a(a[1]), .b(b[1]), .cin(c1), .sum(sum[1]),.cout(c2));
full_adder fa2(.a(a[2]), .b(b[2]), .cin(c2), .sum(sum[2]),.cout(c3));
full_adder fa3(.a(a[3]), .b(b[3]), .cin(c3), .sum(sum[3]),.cout(cout));
endmodule
//1bit Full Adder
module full_adder(a,b,cin,sum, cout);
input a,b,cin;
```

Testbench

```
C:/modeltech64_10.7/examples/rp_16_tb.v (/ripple_carry_16_bit_tb) - Default
                                                                                                                                                                                                            + 🗗 ×
                                                                                                                                                                                                      te I Now ≥
                `timescale lns / lps
     2 🏕 🖂 module ripple_carry_16_bit_tb;
              wire [15:0] sum;//output
wire cout;//output
reg [15:0] a,b;//input
reg cin;//input
          ripple_carry_16_bit uut(
              .a(a),
.b(b),
.cin(cin),
    10
    11
               .sum(sum),
             cout(cout));
   13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
           initial begin
              display($time, " << Starting the Simulation >>");
    a=0; b=0; cin=0;
#100 a= 16'b000000000001111; b=16'b00000000001100; cin=1'b0;
              #10 a= 16'b0000000000001111; b=16'b00000000001100; cin=1'b0;
#10 a= 16'b110001100001111; b=16'b00000011000; cin=1'b1;
#10 a= 16'b111111111111111; b=16'b0000000000000; cin=1'b1;
              end
            $monitor("time= ",
               $time,
                "A=%b,
               B=&b,
    29
               Cin=%b
    30
               : Sum= %b,
             Cout=%cout,
a,b,cin,sum,cout);
    31
    32
33
```



Ex2:

Counter is basically used to count the number of clock pulses applied to a flip flop.

Ripple counter is a cascaded arrangement of flip-flops drives the clock input of the following flip-flop. The number of flip flops in the cascaded arrangement depend on the num off different logic states it goes through before repeating the sequence a parameter known as the modulus of the counter.

Verilog code

```
module ripple_carry_counter(q, clk, reset);
        output [3:0] q;
        input clk, reset;
      Input Glk, reset;

I_FF tff0(q[0], clk, reset);

I_FF tff1(q[1], q[0], reset);

I_FF tff2(q[2], q[1], reset);

I_FF tff3(q[3], q[2], reset);

endmodule
11
        output q;
        input clk, reset;
12
13
        wire d;
     D_FF dff0(q, d, clk, reset);
not nl(d, q); // not is Verilog-provided primitive. Case sensitive.
endmodule
19
20
        output q;
        input d, clk, reset;
        reg q;
        always @(posedge reset or negedge clk)
        if (reset)
        else
26
27
28
      q = d;
endmodule
```

Comments:

//Line 4 to 7: Initiate 4 TFF to update the count of the counter system


// Line 10 to 15: Declare Tff module where tff takes clk and rest as input and q is the output. In here wwe instantiate d flip flop and not gate as t flip flop part

Testbench

Comment:

// We set the initial clk to be 0 and the step for clock toggle is 5ns

// This we provide reset values as the input where reset =1'b1, continue with re = 0,1,0,...




Ex3: Verilog code

```
C:/modeltech64_10.//examples/gray.v (/tb/u0) - Detault _____
  Ln#
                                                                                                                                                         te ■ Now st
    1  module gray_ctr
2  # (parameter N = 4)
    reg [N-1:0] q;
               always @ (posedge clk) begin
  if (!rstn) begin
  q <= 0;
   out <= 0;
end else begin</pre>
   10
   11
12
13
14
15
16
17
18
19
20
21
        q <= q + 1;

| ifdef FOR_LOOP | for /2-
                   for (int i = 0; i < N-1; i= i+1) begin
out[i] <= q[i+1] ^ q[i];</pre>
                     end
                     out[N-1] <= q[N-1];
         `else
                          out <= \{q[N-1], q[N-1:1] ^ q[N-2:0]\};
  23
24
25
26
27
          - `endif
             end
end
         endmodule
```

Testbench:

```
C:/modeltech64_10.7/examples/gray_tb.v (/tb) - Default
                                                                                                                             + 4
                                                                                                                            Y wow □
  Ln#
   1 ♣ 🗏 module tb;
           parameter N = 4;
           reg clk;
           reg rstn;
wire [N-1:0] out;
          gray_ctr u0 ( .clk(clk),
                        .rstn(rstn),
  10
                        .out(out));
  11
  12
13
           always #10 clk = ~clk;
  14
       initial begin
  15
             {clk, rstn} <= 0;
  17
18
             $display ("T=%0t rstn=%0b out=0x%0h", $time, rstn, out);
  19
20
21
22 →
23
24
25
             repeat(2) @ (posedge clk);
             rstn <= 1;
             repeat(20) @ (posedge clk);
             $finish;
           end
        endmodule
```



```
| Table production:
| Tabl
```

Ex4:

Verilog code

```
module seven_seg_decoder(clk,bcd,seven_seg);
                     input [3:0] bcd;
                    input clk;
                     output reg [6:0] seven_seg;
                  always @(posedge clk)
           begin case (bcd)
                        case (bcd)
4'b0000 : begin seven_seg = 7'b1111110; end
4'b0001 : begin seven_seg = 7'b0110000; end
4'b0010 : begin seven_seg = 7'b1101101; end
4'b0011 : begin seven_seg = 7'b1111001; end
4'b0100 : begin seven_seg = 7'b0110011; end
4'b0101 : begin seven_seg = 7'b1011011; end
4'b0110 : begin seven_seg = 7'b1011011; end
4'b0110 : begin seven_seg = 7'b1110000; end
4'b0100 : begin seven_seg = 7'b1111111; end
4'b1000 : begin seven_seg = 7'b1111011; end
default : begin seven_seg = 7'b1110011; end
default : begin seven_seg = 7'b00000000; end
endcase
10
12
13
15
16
17
18
19
                        endcase
                end
endmodule
22
23
```

Testbench

```
module seven_seg_decoder_tb();
       reg [3:0] bcd;
       reg clk;
       wire [6:0] seven_seg;
       integer i;
       // Instantiate the Unit Under Test (UUT)
          seven_seg_decoder dut (
              .bcd (bcd),
              .clk(clk),
              .seven_seg(seven_seg)
10
11
    //Apply inputs
12
13
14
          initial begin
15
16
             for(i = 0;i < 16;i = i+1) //run loop for 0 to 15.
              begin
                bcd = i;
#10; //wait for 10 ns
17
18
              end
19
          end
20
21
     endmodule
22
23
```

