Chapter 6

Chapter 6. Dataflow Modelling

6.7 Exercises

1. A full subtractor has three 1-bit inputs x, y, and z(previous borrow) and two 1-bit outputs D(difference) and B(borrow). The logic equations for D and B are as follows:

$$D=x'.y'.z + x'.y.z' + x.y'.z' + x.y.z$$

$$B=x'.y + x'.z + y.z$$

Write the full Verilog description for the subtractor module, including I/O ports (Remember that + in logic equations corresponds to a logical or operator (||) in dataflow). Instantiate the subtractor inside a stimulus block and test all eight possible combinations of x, y, and z given in the following truth table.

x	Υ	z	В	D
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

My answer:

```
1  //ex1,full subtractor
2  module fs(D,B,x,y,z);
3  output D,B;
4  input x,y,z;
5
6  assign D=(~x & ~y & z)||(~x & y & ~z)||(x & ~y & ~z)||(x & y & z),
7  B=(~x & y)||(~x & z)||(y & z);
8
9  endmodule
10
```

```
1
      //stimulus
 2
      module test;
 3
      reg x, y, z;
 4
      wire d,b;
 5
 6
      fs s1(.x(x),.y(y),.z(z),.D(d),.B(b));
 7
8
      initial
9
        $monitor($time, "x= %b, y= %b, z= %b, d= %b",x,y,z,d,b);
10
11
      initial
12
      begin
13
       x=1'b0; y=1'b0; z=1'b0;
14
       #10 x=1'b0; y=1'b0; z=1'b1;
15
        #10 x=1'b0; y=1'b1; z=1'b0;
        #10 x=1'b0; y=1'b1; z=1'b1;
16
17
        #10 x=1'b1; y=1'b0; z=1'b0;
18
       #10 x=1'b1; y=1'b0; z=1'b1;
19
       #10 x=1'b1; y=1'b1; z=1'b0;
        #10 x=1'b1; y=1'b1; z=1'b1;
20
21
      end
22
23
      endmodule
```

```
0x= 0, y= 0, z= 0, d= 0, b= 0

10x= 0, y= 0, z= 1, d= 1, b= 1

20x= 0, y= 1, z= 0, d= 1, b= 1

30x= 0, y= 1, z= 1, d= 0, b= 1

40x= 1, y= 0, z= 0, d= 1, b= 0

50x= 1, y= 0, z= 1, d= 0, b= 0

60x= 1, y= 1, z= 0, d= 0, b= 0

70x= 1, y= 1, z= 1, d= 1, b= 1
```

2. A magnitude comparator checks if one number is greater than or equal to or less than another number. A 4-bit magnitude comparator takes two 4-bit numbers, A and B, as input. We write the bits in A and B as follows. The leftmost bit is the most significant bit.

```
A=A(3)A(2)A(1)A(0)
```

B=B(3)B(2)B(1)B(0)

The magnitude can be compared by comparing the numbers bit by bit, starting with the most significant bit. If any bit mismatches, the number with bit 0 is the lower number. To realize this functionality in logic equations, let us define an intermediate variable. Notice that the function below is an xnor function.

```
x(i)=A(i)B(i)+A(i)'B(i)'
```

The three outputs of the magnitude comparator are A_gt_B, A_lt_B, A_eq_B. They are define with the following logic equations:

```
A_{gt_B} = A(3)B(3)' + x(3).A(2).B(2)' + x(3).x(2).A(1).B(1)' + x(3).x(2).x(1).A(0).B(0)'
A_{lt_B} = A(3)'.B(3) + x(3).A(2)'.B(2) + x(3).x(2).A(1)'.B(1) +
x(3).x(2).x(1).A(0)'.B(0)
A_{eq_B} = x(3).x(2).x(1).x(0)
```

Write the Verilog description of the module magnitude_comparator. Instantiate the magnitude comparator inside the stimulus module and try out a few combinations of A and B.

My answer:

```
//ex2. magnitude comparator
       module magnitude comparator (a,b,a gt b,a lt b,a eq b);
 3
       output a gt b,a lt b,a eq b;
 4
       input [3:0]a,b;
 5
 6
      wire [3:0]x;
 7
 8
      assign x[3] = (a[3] \&b[3]) | | (-a[3] \&-b[3]),
 9
               x[2] = (a[2] \&b[2]) | | (~a[2] \&~b[2]),
10
               x[1] = \{a[1] \&b[1]\} | \{ (-a[1] \& -b[1]) \},
11
               x[0] = (a[0] &b[0]) || (-a[0] &-b[0]);
12
       assign a_gt_b=(a[3] &~b[3])|(x[3] &a[2] &~b[2])|(x[3] &x[2] &a[1] &~b[1])|
13
14
                        (x[3] &x[2] &x[1] &a[0] &~b[0]),
15
               a lt b={-a[3] \&b[3]}|(x[3] &-a[2] \&b[2])|(x[3] &x[2] &-a[1] \&b[1])|
16
                        (x[3] &x[2] &x[1] &~a[0] &b[0]),
17
               a_{eq} b=x[3] &x[2] &x[1] &x[0];
18
19
       endmodule
```

```
1
     //stimulus
2
      module tesr;
3
      reg [3:0]a,b;
 4
      wire a_gt_b,a_lt_b,a_eq_b;
 5
 6
     magnitude_comparator c1(.a(a),.b(b),.a_gt_b(a_gt_b),.a_lt_b(a_lt_b)
7
                              ,.a_eq_b(a_eq_b));
8
9
     initial
10
     begin
        a[3:0]=4'b0; b[3:0]=4'b1;
11
        #10 a[3:0]=4'b0; b[3:0]=4'b0;
12
        #10 a[3:0]=4'b1; b[3:0]=4'b1;
13
14
        #10 a[3:0] =4'b0101; b[3:0] =4'b1010;
15
        #10 a[3:0]=4'b10x1; b[3:0]=4'b10x1;
16
        #10 a[3:0]=4'b0111; b[3:0]=4'bx111;
17
      end
18
19
      initial
        $monitor($time , " a= &b, b= &b, a_gt_b= &b, a_lt_b= &b, a_eq_b= &b",
20
21
                  a,b,a gt b,a lt b,a eq b);
22
23
      endmodule
```

```
0 a= 0000, b= 0001, a_gt_b= 0, a_lt_b= 1, a_eq_b= 0

10 a= 0000, b= 0000, a_gt_b= 0, a_lt_b= 0, a_eq_b= 1


20 a= 0001, b= 0001, a_gt_b= 0, a_lt_b= 0, a_eq_b= 1

30 a= 0101, b= 1010, a_gt_b= 0, a_lt_b= 1, a_eq_b= 0

40 a= 10x1, b= 10x1, a_gt_b= x, a_lt_b= x, a_eq_b= x

50 a= 0111, b= x111, a_gt_b= 0, a_lt_b= x, a_eq_b= x
```

3. A synchronous counter can be designed by using master-slave JK flipflops. Design a 4-bit synchronous counter. Circuit diagrams for the synchronous counter and the JK flipflop are given below. The clear signal is active low. Data gets latched on the positive edge of clock, and the output of the flipflop appears on the negative edge of clock. Counting is disabled when count_enable signal is low. Write the dataflow description for the synchronous counter. Write a stimulus file that exercises clear and count_enable. Display the output count Q[3:0].



My answer:

```
1
      //4-bit synchrous count
 2
      module count (clear, clock, count en, Q);
      output [3:0] Q;
 3
 4
      input clear, clock, count en;
 5
 6
      wire c1,c2,c3;
7
8
      assign c1=Q[0] &count en;
9
      assign c2=Q[1] &c1;
10
      assign c3=Q[2] &c2;
11
12
      ms jk jk0(count en,count en,clear,clock,Q[0],);
13
      ms jk jk1(c1,c1,clear,clock,Q[1],);
14
      ms jk jk2(c2,c2,clear,clock,Q[2],);
15
      ms jk jk3(c3,c3,clear,clock,Q[3],);
16
17
      endmodule
```

```
//master slave JK flipflop
 1
 2
      module ms jk(j,k,clear,clock,q,qbar);
 3
      output q,qbar;
 4
      input j,k,clock,clear;
 5
 6
      wire a,b,y,ybar,c,d,cbar;
 7
8
      assign cbar=~clock,
9
             a=~ (qbar & j & clock & clear),
10
             b=~(clock & k & q),
11
             y=~(a & ybar),
12
             ybar=~(y & clear & b),
13
             c=~(y & cbar),
14
             d=~(cbar & ybar),
15
             q=~(c & qbar),
16
             qbar=~(q & clear & d);
17
18
      endmodule
```

```
1 //stimulus
 2
      module test;
 3
      reg clock, clear, count_en;
 4
      wire [3:0] q;
 5
     initial
 6
 7
        $monitor($time, " count Q= &b, clear= &b, count_en= &b",q[3:0],clear,count_en);
 8
 9
     //count c1(.Q(q),.clock(clock),.clear(clear),.count_en(count_en));
10
     count m1 (clear, clock, count_en, q);
11
12
     initial
13
     begin
        clear=1'b0;
14
15
        #50 clear=1'b1;
        //#200 clear=1'b0:
17
        //#50 clear=1'b1;
18
      end
19
20
     initial
    begin
21
22
       clock=1'b0;
23
       forever #5 clock -- clock:
24
      end
25
26
     initial
27
    begin
28
        count_en=1'b1;
29
        //#60 count en=1'b0;
        //#90 count en=1'b1;
30
        //#350 count en=1'b0;
31
32
        //#360 count_en=1'b1;
33
      end
```

```
34
35 initial
36 begin
37 #500 %finish;
38 end
39
40 endrodule
```

