


# Sequential Circuit

Prob 5 1, FSM, JKFF



$\Rightarrow$   $u_0 = \{A\}$   
 $u_1 = \{B, C\}$   
 $u_2 = \{D, E\}$   
 $u_3 = \{F\}$   
 Moore machine

using straight forward encoding  $\Rightarrow$

$u_0 = 00$  A  
 $u_1 = 01$  (B, C)  
 $u_2 = 10$  (D, E)  
 $u_3 = 11$  (F)

New state table

Current state	Next state		Output z
	$x=0$	$x=1$	
00	10	01	0
01	00	10	1
10	10	11	0
11	10	01	1

KLONG

Current state ( $Q_1, Q_0$ )	Next state ( $Q_1', Q_0'$ )						Output $z$
	$X=0$			$X=1$			
	$Q_1' Q_0'$	$J_1 K_1$	$J_0 K_0$	$Q_1' Q_0'$	$J_1 K_1$	$J_0 K_0$	
00	10	1d	0d	01	0d	1d	0
01	00	0d	d1	10	1d	d1	1
10	10	d0	0d	11	d0	d1	0
11	10	d0	d1	01	d1	d0	1

$J_1$		$J_1 = Q_0 X + Q_0' X'$	
		$= Q_0 \oplus X$	
$X$	$Q_1 Q_0$	0	1
0	00	0	0
0	01	0	1
1	11	d	d
1	10	d	d


$K_1$		$J_0$		$K_0$	
$X$	$Q_1 Q_0$	0	1	$X$	$Q_1 Q_0$
0	00	d	d	0	00
0	01	d	d	0	01
1	11	0	0	1	11
1	10	0	0	1	10

$\Rightarrow K_1 = Q_0 X$ 
 $\Rightarrow J_0 = X$ 
 $\Rightarrow K_0 = Q_1' + Q_0'$



$$\Rightarrow Z = Q_0$$

Z	X	0	1
0, 00		0	0
0, 0		1	1
0, 1		1	1
1, 1		0	0
1, 0		0	0



2) Output is 01011

Where

A: 0

B: 01


C: 010

D: 0101

E: 01011

Moore machine  
Reset


Num Enter (0/1)






Desired output : 01011

KLONG



## Chapter 3 Simulation







# Chapter 4 Simulation





Project - C:/modeltech64\_10.6d/examples/test

Name	Status	Type	Order	Modified
tcounter.v		Verilog	1	02/24/2018 01:09:58 ...
counter.v		Verilog	0	02/24/2018 01:09:58 ...

Project - C:/modeltech64\_10.6d/examples/test

Name	Status	Type	Order	Modified
tcounter.v		Verilog	0	02/24/2018 01:09:58 ...
counter.v		Verilog	1	02/24/2018 01:09:58 ...

Library			
Name	Type	Path	
work	Library	C:/modeltech64_10.6d/examples/work	
M_opt	Optimized...		
M_opt1	Optimized...		
counter	Module	C:/Users/MINH.DTN193231/Document...	
test_counter	Module	C:/Users/MINH.DTN193231/Document...	
work1 (empty)	Library	C:/modeltech64_10.6d/examples/work1	
floatfixlib	Library	\$MODEL_TECH/./floatfixlib	
ieee_env (empty)	Library	\$MODEL_TECH/./ieee_env	
infact	Library	\$MODEL_TECH/./infact	
mc2_lib	Library	\$MODEL_TECH/./mc2_lib	
mgc_ams (empty)	Library	\$MODEL_TECH/./mgc_ams	
mtiAvm	Library	\$MODEL_TECH/./avm	
mtiOvm	Library	\$MODEL_TECH/./ovm-2.1.2	
mtiPA (empty)	Library	\$MODEL_TECH/./pa_lib	
mtiRnm	Library	\$MODEL_TECH/./rnm	
mtiUPF	Library	\$MODEL_TECH/./upf_lib	
mtiUvm	Library	\$MODEL_TECH/./uvm-1.1d	
osvrm	Library	\$MODEL_TECH/./osvrm	
sv_std	Library	\$MODEL_TECH/./sv_std	
vhdlopt_lib	Library	\$MODEL_TECH/./vhdlopt_lib	
vital2000	Library	\$MODEL_TECH/./vital2000	
ieee	Library	\$MODEL_TECH/./ieee	
modelsim_lib	Library	\$MODEL_TECH/./modelsim_lib	
std	Library	\$MODEL_TECH/./std	
std_developerskit	Library	\$MODEL_TECH/./std_developerskit	
synopsys	Library	\$MODEL_TECH/./synopsys	
verilog	Library	\$MODEL_TECH/./verilog	

Project - C:/modeltech64_10.6d/examples/test				
Name	Status	Type	Order	Modified
counter.v	✓	Verilog	0	02/24/2018 01:09:58 ...
counter.v	✓	Verilog	1	02/24/2018 01:09:58 ...

Add Folder

Folder Name

Design Files

Folder Location

Top Level

OK

Cancel

tcounter.v	✓	Verilog	0	02/24/2018 01:09:58 ...
counter.v	✓	Verilog	1	02/24/2018 01:09:58 ...
Design Files		Folder		
HDL		Folder		

tcounter.v	✓	Verilog	0	02/24/2018 01:09:58 ...
counter.v	✓	Verilog	1	02/24/2018 01:09:58 ...
Design Files		Folder		
HDL		Folder		

**M** Project Compiler Settings

General | Verilog & SystemVerilog | Coverage

General Settings

☐ Do Not Compile    Compile to library: work  
Place in Folder: HDL

File Properties

Multiple files selected

OK Cancel

---

 Design Files	Folder		
 HDL	Folder		
 tcounter.v	Verilog	0	02/24/2018 01:09:58 ...
 counter.v	Verilog	1	02/24/2018 01:09:58 ...

---

 Design Files	Folder		
 HDL	Folder		
 tcounter.v	Verilog	0	02/24/2018 01:09:58 ...
 counter.v	Verilog	1	02/24/2018 01:09:58 ...
 counter	Simu...		

Instance | Design unit | De | Name | Now

Instance	Design unit	De	Name	Now
test_counter	test_count...	Mk		
#INITIAL#23	test_count...	Pr		
#INITIAL#31	test_count...	Pr		
#vsim_capacity#	test_count...	Ca		

Processes (Active)

Name	Type
#INITIAL#23	Ini
#INITIAL#31	Ini

Library | Project | sim

Transcript

```
# Errors: 0, warnings: 0
vsim work.test_counter -t ps
# vsim work.test_counter -t ps
# Start time: 19:52:37 on Oct 15, 2022
# ** Note: (vsim-8009) Loading existing optimized design_opt
```

Now | 0 ps | 100%

Cursor 1 | 0 ps | 0 ps