



Output Block



CNN Block



Output

Linear

ReLU

Linear

ReLU

Linear

ReLU

Batch Norm

Conv1D

Input

x8