


Output Block



Output

Linear


ReLU

Linear

ReLU

Linear

CNN Block



ReLU

Batch Norm

Conv1D

x6

Input