Skip to content

Conversation

@mdtoguchi
Copy link
Contributor

These tests are testing various combinations of compilation modes using FPGA -fsycl-link. The mixing and matching were a bit over-kill. Update these tests to cover the various modes, but reduce the combinations.

These tests are testing various combinations of compilation modes using
FPGA -fsycl-link.  The mixing and matching were a bit over-kill.  Update
these tests to cover the various modes, but reduce the combinations.
@mdtoguchi mdtoguchi requested a review from a team as a code owner January 10, 2025 00:34
@mdtoguchi
Copy link
Contributor Author

Old:
186.81s: SYCL :: AOT/fpga-aoc-archive-split-per-kernel.cpp
85.16s: SYCL :: AOT/fpga-aoc-archive2.cpp

New:
55.09s: SYCL :: AOT/fpga-aoc-archive-split-per-kernel.cpp
35.62s: SYCL :: AOT/fpga-aoc-archive2.cpp

@AlexeySachkov AlexeySachkov merged commit aae7f13 into intel:sycl Jan 10, 2025
18 checks passed
@mdtoguchi mdtoguchi deleted the improve-fpga-aoc-tests branch January 10, 2025 16:10
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants