Skip to content

Conversation

@gus-bonilla-86
Copy link

Description & Motivation

There are cases where generated SystemVerilog code has too many parentheses to increase safety, ensure order of operations and matching the generated intent. This changes add mechanisms to identify redundancies with parenthesis and remove them to simplify the generated code.

Related Issue(s)

#552

Testing

A unit testing script was created to validate the [RedundancyHandler] functionality.
rohd/test/redundancy_handler_test.dart

Backwards-compatibility

Is this a breaking change that will not be backwards-compatible? If yes, how so?

No.

Documentation

Does the change require any updates to documentation? If so, where? Are they included?

The [RedundancyHandler] class was added with its code documentation, no need to add more.
rohd/lib/src/utilities/redundancy_handler.dart

Copy link
Contributor

@mkorbel1 mkorbel1 left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Similar comments as #584, will review in more detail soon when I can

Copy link
Contributor

@mkorbel1 mkorbel1 left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

See notes in #584 (review), which applies to this PR as well

@mkorbel1
Copy link
Contributor

mkorbel1 commented May 7, 2025

I think this PR is not on a trend where it will be merged into ROHD, so I'm closing it. Thank you for the time you've spent on this, and the original issue is still worth addressing, but this approach isn't quite right. If you'd like to continue on this development with an adjusted approach, we can either re-open this PR or open a new one.

@mkorbel1 mkorbel1 closed this May 7, 2025
@mkorbel1 mkorbel1 linked an issue May 7, 2025 that may be closed by this pull request
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

Omit redundant parentheses in generated SystemVerilog

2 participants