




CHIP SELECTION LOGIC




Address Decoding Breakout


Y13	1
Y0	2
Y12	3
Y2	4
Y15	5
Y14	6
Y9	7
Y8	8
Y11	9
Y10	10
Y3	11
Y4	12
Y5	13
Y7	14
Q3	15
Q2	16
Q1	17
Q0	18
Q3	19
Q0	20

J5 Address Decoding


RESET




CLOCK




POWER



ROM



RAM



PERIPHERALS

