



GREEN UNIVERSITY OF BANGLADESH



Department of Computer Science & Engineering

CT-03

Course Code: EEE-203

Course Title: Electronic Devices and Circuits & Pulse Techniques

Date of Submission : 01.05.2021

Submitted to:

Name : Md. Shariful Islam

Designation : Lecture

Dept : EEE

Green University Of Bangladesh

Submitted by:

Name : Jakirul Islam

ID : 193002101

Section : 193(DC)

Dept. : CSE

Remark

Ans to the Q.no:7

In CMOS technology both N-type and P-type Transistors are used to design logic functions. The same signal which turns on a transistor of one type is used to turn off a transistor of other type. This characteristic allows the design of logic gates. A collection of n-type MOSFETs is arranged in a pull-down network between the output and the low voltage power supply rail. Pull up means getting close VDD. So PMOS has VDD as its source, naturally when input is zero drain would be pulled up. When output is zero PMOS turns on, it will be pulled up or high. Pull down means being output to zero from one too. If input is one & for an inverter in CMOS, n transistor will be driven the output to zero as pull down.

2

If PMOS is used to pull down with source of V_{SS} output will be at V_{SS} and similarly, NMOS gives V_{DD} minus one threshold as output if source connected to V_{DD} . Noise margin's increase and leakage would increase.

Ans to the Q.no:02


Given,

$$Y = \overline{AB + C \cdot (A + B)}$$

$$Y = (\bar{A} + \bar{B}) \cdot \bar{C} + \bar{A} \bar{B}$$


nmos (pull down network)

$$AB + C \cdot (A + B)$$




pmos (pull up network)

$$(\bar{A} + \bar{B}) \cdot \bar{C} + \bar{A} \bar{B}$$



4
So, CMOS circuit of the given function.



Ans to the Q. no: 03

According to the question, If any of the signals is green the train can go through the green track otherwise not. The characteristic matches with the OR gate characteristics now, designing CMOS circuit for the train using NOT and NOR gate.

