## Cache Control

Philipp Koehn

4 April 2018-16 Oct 2019 HW4-due Friday 10/25 No class Friday 10/18 Fall break!




## **Memory Tradeoff**



- Fastest memory is on same chip as CPU
  - ... but it is not very big (say, 32 KB in L1 cache)
- Slowest memory is DRAM on different chips
  - ... but can be very large (say, 256GB in compute server)
- Goal: illusion that large memory is fast
- Idea: use small memory as cache for large memory

## Simplified View






Smaller memory mirrors some of the large memory content

## Direct Mapping



to this now!

- Idea: keep mapping from cache to main memory simple
- $\Rightarrow$  Use part of the address as index to cache
  - Address broken up into 3 parts
    - memory position in block (offset)
    - index
    - tag to identify position in main memory



• If blocks with same index are used, older one is overwritten

## Direct Mapping: Example



• Main memory address (32 bit)

0010 0011 1101 1100 0001 0011 1010 1111

position in cache

• Block size: 256 bytes (8 bits)

• Cache size: 1MB (20 bits)

 0010 0011 1101
 1100 0001 0011
 1010 1111

 Tag
 Index
 Offset

## Cache Organization



• Mapping of the address

0010 0011 1101	1100 0001 0011	1010 1111
Tag	Index	Offset

• Cache data structure


e data structure		For direct-mapped  "slot" = "set" (single  Valid Data entry			
Index 4096 slots	Tag (12 bits)		Data 256 bytes	entry	
000					
001					
002					
fff					



cache read a.k.a. load

## Cache Hit






Main Memory

- Memory request from CPU
- Data found in cache
- Send data to CPU

#### Cache Circuit






- Address split up into tag, index, and offset
- Index contains address of block in cache
- Decoded to select correct row

### Cache Circuit






- Check tag for equality
- Check if valid bit is set

#### Cache Circuit






- (identified by offset)
- Use cache only if valid and correct tag



# cache miss

#### Cache Miss





- Memory request from CPU
- Data **not** found in cache
- Memory request from cache to main memory
- Send data from memory to cache
- Store data in cache
- Send data to CPU


### Cache Miss



- Requires load of block from main memory
- Blocks execution of instructions
- Recall discussion of memory access speeds
  - CPU clock cycle: 3 GHz ightarrow 0.33ns per instruction
  - DRAM speeds: 50ns
- ⇒ Significant delay (150 instruction cycles stalled)

## **Block Loading**






• Cache miss triggers read of block \$00d3ff(00)-\$00d3ff(ff)

• Example

# Read **\$00**d3ff53






• But: this requires 53 read cycles before relevant byte is loaded

#### **Better**





• Read requested byte first




cache simulator

do loads first

## cache write

## Write Through






- Writes change value in cache
- Write through: immediately store changed value in memory
- Drawback: slows down **every** write

#### Write Back





- Only change value in cache
- Record that cache block is changed with "dirty bit"
- Write back to RAM only when block is pre-empted

enchon

#### Write Buffer



Q: what it add in write buffer is

queue of writes (addr + value)

- CPU does not need to wait for write to finish
- Write buffer
  - store value in write buffer
  - transfer values from write buffer to main memory in background
  - free write buffer
- This works fine, unless process overloads write buffer

### Write Miss



- Problem: CPU writes to address X, but X is not cached
  "No write allocate" just write to memory
- Need to load block into cache first?
- Write allocate
  - allocate cache slot
  - write in value for X
  - load remaining values from main memory
  - set dirty bit


good for locality?



# split cache

## MIPS Pipeline






- 2 stages access memory
  - IF: instruction fetch loads current instruction
  - MEM: memory stage reads and writes data
- $\Rightarrow$  2 memory caches in processor
  - instruction memory
  - − data memory <</li>

## **Architecture**





#### **Comments**



• IF and MEM operations can be executed simultanously

• Possible drawback: same memory block in both caches

... but very unlikely: code and data usually separated

• Cache misses possible in both caches

 $\rightarrow$  contention for memory lookup, blocking

• Instruction cache simpler: no writes

JIT compilers. write code, flush instruction