#### Data Hazards

Philipp Koehn

28 March 2018



#### Data Hazard




• Definition: instruction waits on result from prior instruction

• Example

- add instruction writes result to register \$s0 in stage 5
- sub instruction reads \$s0 in stage 2
- $\Rightarrow$  Stage 2 of sub has to be delayed
  - We overcome this in hardware

# **Graphical Representation**





• IF: instruction fetch

• ID: instruction decode


• EX: execution

• MEM: memory access

• WB: write-back

#### Add and Subtract






• Add wiring to circuit to directly connect output of ALU for next instruction

### Load and Subtract





- Add wiring from memory lookup to ALU
- Still 1 cycle unused: "pipeline stall" or "bubble"




# forwarding

### Add and Subtract




• Example

• Plan




### Add (Stage 1)






### Subtract (Stage 1), Add (Stage 2)






# Subtract (Stage 2), Add (Stage 3)






### Subtract (Stage 3), Add (Stage 4)






#### Data Hazard





### Forwarding Data







- Forwarding Unit must
  - detect if there is a data hazard
  - forward the right register values



- Forwarding Unit must
  - detect if there is a data hazard
  - forward the right register values
- Relevant information for decision
  - identify of input registers used in instruction currently in EX (either first or second operand)
  - identity of output register used in instruction currently in MEM
  - value of output register used in instruction currently in MEM



- Forwarding Unit must
  - detect if there is a data hazard
  - forward the right register values
- Relevant information for decision
  - identify of input registers used in instruction currently in EX (either first or second operand)
  - identity of output register used in instruction currently in MEM
  - value of output register used in instruction currently in MEM
- Format of decision
  - Register value
  - Control lines for selectors for input to ALU

#### Formal Names



- Relevant information for decision
  - EX.Rs and EX.Rt

identify of input registers used in instruction currently in EX (either first or second operand)

- MEM.Rd

identity of output register used in instruction currently in MEM

– MEM.RdValue

value of output register used in instruction currently in MEM

#### Formal Names



- Relevant information for decision
  - EX.Rs and EX.Rt
    identify of input registers used in instruction currently in EX
    (either first or second operand)
  - MEM.Rd
    identity of output register used in instruction currently in MEM
  - MEM.RdValue
    value of output register used in instruction currently in MEM
- Format of decision
  - Forward.Rs and Forward.RtRegister value
  - Hazard.Rs and Hazard.Rt
    Control lines for selectors for input to ALU

### Forwarding Logic




• Logic in forwarding unit

```
if (MEM.Rd == EX.Rs)
  Forward.Rs = MEM.RdValue
  Hazard.Rs = 1
else
  Hazard.Rs = 0

if (MEM.Rd == EX.Rt)
  Forward.Rt = MEM.RdValue
  Hazard.Rt = 1
else
  Hazard.Rt = 0
```

- Must also check if "RegisterWrite" for instruction in MEM stage
- Relevant information must be passed through stages








# stalling

#### Load and Subtract




• Example

• Plan




# Load (Stage 1)






# Subtract (Stage 1), Load (Stage 2)






# Subtract (Stage 2), Load (Stage 3)






# Subtract (Stage 3), Load (Stage 4)





#### Data Hazard





#### Data Hazard



• Our example


- Worse than add/sub hazard
  - we need operand value in \$s0
  - we have not even retrieved it at this stage
- Stalling
  - load instruction processing has to move to stage 5
  - sub instruction processing has to stall

# Stalling




- Hazard condition between 2 instructions
- Second instruction has to be delayed
- Technical solution: insert a "nop" operation ("no operation")
- Resets program counter






• Fetch of load instruction





• Fetch of sub instruction






• Next stage

- load: address calculation

- sub: instruction decode






- load: address calculation

- sub: instruction decode


ullet Registers are known now o hazard detected





• Insertion of nop instruction






• Next stage

- load: memory retrieve

- sub: instruction decode





- load: write to register

- sub: ALU operation execution

• Operand for sub forwarded from load instruction execution

### Hazard Detection (Stalling) Unit



- Stalling unit must
  - detect if there is a data hazard
  - insert a "nop" instruction into pipeline
- Relevant information for decision
  - identify of input registers used in instruction currently in ID (either first or second operand)
  - identity of load register used in instruction currently in EX
  - control flag that there is indeed a memory read in EX
- Format of decision
  - overwrite instruction currently in ID with "nop"
  - reset program counter

#### Formal Names



- Relevant information for decision
  - ID.Rs and ID.Rt identify of input registers used in instruction currently in ID (either first or second operand)
  - EX.Rd
    identity of load register used in instruction currently in EX
  - EX.MemRead
    control flag that there is indeed a memory read in EX
- Format of decision
  - ID/EX
     overwrite instruction currently in ID with "nop"
  - PC
     reset program counter

### Stalling Logic




• Logic in stalling unit

```
if (EX.MemRead and
    (EX.Rd = ID.Rs or
    EX.Rd = ID.Rt))
PC = PC - 4
ID/EX = nop
```

# Stalling Unit





### Additional Forwarding Logic



• Additional logic in forwarding unit

```
if (WB.Rd == EX.Rs)
  Forward.Rs = WB.RdValue
  Hazard.Rs = 1
else
  Hazard.Rs = 0

if (WB.Rd == EX.Rt)
  Forward.Rt = WB.RdValue
  Hazard.Rt = 1
else
  Hazard.Rt = 0
```

• Also relevant in "add, anything, add" sequence where result from first add is used in last add



