SCRAM Instructions

Philipp Koehn

21 February 2018




Reminder



- Fully work through a computer
 - circuit
 - assembly code
- Simple but Complete Random Access Machine (SCRAM)
 - every instruction is 8 bit
 - 4 bit for op-code: 9 different operations (of 16 possible)
 - 4 bit for address: 16 bytes of memory
- Background reading on web page
 - The Random Access Machine
 - The SCRAM

Circuit (At This Point)





Instruction Fetch



- Retrieve instruction from memory
- Increase program counter

$$\begin{array}{lll} \textbf{Time} & \textbf{Command} \\ & t_0 & \texttt{MAR} \leftarrow \texttt{PC} \\ & t_1 & \texttt{MBR} \leftarrow \texttt{M, PC} \leftarrow \texttt{PC} + 1 \\ & t_2 & \texttt{IR} \leftarrow \texttt{MBR} \end{array}$$



lda

Micro Program




• Load into accumulator


Op Code	Time	Command
q_1	t_3	$\texttt{MAR} \leftarrow \texttt{IR}(\texttt{D})$
q_1	t_4	$\mathtt{MBR} \leftarrow \mathtt{M}$
q_1	t_5	$AC \; \leftarrow \; MBR$

Accumulator










CLEAR T

INC

Decoder


$MAR \leftarrow IR(D)$





$MAR \leftarrow IR(D)$







let's do this again but focus on flags

Micro Program




• Load into accumulator


Op Code	Time	Command
q_1	t_3	$\texttt{MAR} \leftarrow \texttt{IR(D)}$
q_1	t_4	$\mathtt{MBR} \leftarrow \mathtt{M}$
q_1	t_5	$AC \; \leftarrow \; MBR$

q_1 t_3 : MAR \leftarrow IR(D)










$q_1 \ t_5 \textbf{:} \quad \textbf{AC} \ \leftarrow \ \textbf{MBR}$







control logic unit

Objective




• Given

- Instruction op code Q
- Time step in micro program T

• Output


- signals to register transfer
- signals to selectors



Example




- Step in micro program: $q_1 t_3 MAR \leftarrow IR(D)$
- Needs to signal
 - MAR write flag set




Add Wires to the Circuit











Micro instruction: q_1 AND t_5 : MAR \leftarrow IR(D)






Micro instruction: q_1 AND t_5 : MAR \leftarrow IR(D)






 $\label{eq:micro} \begin{array}{ll} \text{Micro instruction:} & q_1 \text{ AND } t_5 \colon \text{ MAR} \leftarrow \text{IR(D)} \\ \\ \text{Set signal to MAR write flag} \end{array}$





 $\label{eq:micro} \begin{array}{ll} \text{Micro instruction:} & q_1 \text{ AND } t_5 \colon \text{ MAR} \leftarrow \text{IR(D)} \\ \\ \text{Set appropriate value to MAR selector} \end{array}$





 $\label{eq:micro} \begin{array}{lll} \text{Micro instruction:} & q_1 \text{ AND } t_5 \colon \text{ MAR} \leftarrow \text{IR(D)} \\ \\ & \text{Increase micro program time step} \end{array}$



Control logic is a large matrix

	t_0	t_1	t_2	t_3	t_4	t_5	t_6	t_7	t_8
q_0	*	*	*	*	*	*	*	*	*
q_1	*	*	*	*	*	*	*	*	*
q_2	*	*	*	*	*	*	*	*	*
\mathbf{q}_3	*	*	*	*	*	*	*	*	*
q_4	*	*	*	*	*	*	*	*	*
q_5	*	*	*	*	*	*	*	*	*
q_6	*	*	*	*	*	*	*	*	*
q_7	*	*	*	*	*	*	*	*	*
q_8	*	*	*	*	*	*	*	*	*



Control logic is a large matrix

	t_0	t_1	t_2	t_3	t_4	t_5	t_6	t_7	t_8
q_0	*	*	*	*	*	*	*	*	*
q_1	*	*	*	*	*	*	*	*	*
$\overline{q_2}$	*	*	*	*	*	*	*	*	*
q_3	*	*	*	*	*	*	*	*	*
q_4	*	*	*	*	*	*	*	*	*
q_5	*	*	*	*	*	*	*	*	*
q_6	*	*	*	*	*	*	*	*	*
q_7	*	*	*	*	*	*	*	*	*
q_8	*	*	*	*	*	*	*	*	*



Control logic is a large matrix

	t_0	t_1	t_2	t_3	t_4	t_5	t_6	t_7	t_8
\mathbf{q}_0	*	*	*	*	*	*	*	*	*
\overline{q}_1	*	*	*	*	*	x_1x_2t	*	*	*
$\overline{q_2}$	*	*	*	*	*	*	*	*	*
q_3	*	*	*	*	*	*	*	*	*
$ar{q_4}$	*	*	*	*	*	*	*	*	*
$oldsymbol{q}_5$	*	*	*	*	*	*	*	*	*
\overline{q}_6	*	*	*	*	*	*	*	*	*
\overline{q}_7	*	*	*	*	*	*	*	*	*
q_8	*	*	*	*	*	*	*	*	*



ldi

LDI: Load Indirectly



- Specified memory address contains address for value
- Basically a pointer operation
- Steps
 - load value of specified memory address
 - use that value as a memory address (second lookup)
 - store value from second lookup into accumulator

Micro Program for LDI




• Load indirectly into accumulator

Op Code	Time	Command
q_2	t_3	$\texttt{MAR} \leftarrow \texttt{IR(D)}$
q_2	${\sf t}_4$	$\mathtt{MBR} \leftarrow \mathtt{M}$
q_2	t_5	$\texttt{MAR} \; \leftarrow \; \texttt{MBR}$
q_2	t_6	$\mathtt{MBR} \leftarrow \mathtt{M}$
q_2	t_7	$AC \; \leftarrow \; MBR$


q_2 t_3 : MAR \leftarrow IR(D)
































sta

STA: Store Value from Accumulator



- We now need to write to memory
- Address to be written with comes from instruction
- Value needs to be transferred from accumulator

Micro Program for STA




• Store value from accumulator


Op Code	Time	Command
\mathbf{q}_3	t_3	$\texttt{MAR} \leftarrow \texttt{IR(D)}$
q_3	${\sf t}_4$	$\mathtt{M} \leftarrow \mathtt{AC}$

q_3 t_3 : MAR \leftarrow IR(D)











sti

STI: Store Value Indirectly



• Specified memory address contains address for value

• Steps

- load value of specified memory address
- use that value as a memory address (second lookup)
- store value from accumulator to that address

Micro Program for STI




• Store indirectly into accumulator

Op Code	Time	Command
q_4	t_3	$\texttt{MAR} \leftarrow \texttt{IR(D)}$
q_4	t_4	$\mathtt{MBR} \leftarrow \mathtt{M}$
q_4	t_3	$\texttt{MAR} \; \leftarrow \; \texttt{MBR}$
q_4	t_4	$ exttt{M} \leftarrow exttt{AC}$


q_4 t_3 : MAR \leftarrow IR(D)













$q_4 \ t_5 \text{:} \quad \text{MAR} \ \leftarrow \ \text{MBR}$












arithmetic logic unit

Arithmetric Logic Unit





• Adds two numbers: S=A+B


• With subtraction flag: S=A-B

• Overflow handling with carry in (CI) and carry out (CO)

• Zero flag: set if result of operation is 0

Accumulator






• Store result of ALU operation in accumulator (AC)

$$AC = AC \pm B$$






- Accumulator feeds back into ALU
- \bullet Operations are AC = AC + B or AC = AC B

ALU in Circuit







add

ADD: Add to Accumulator



• Add value from memory address to accumulator

• Steps

- load value of specified memory address
- use that value as a memory address (second lookup)
- store value from second lookup into accumulator

Micro Program for ADD




• Load indirectly into accumulator

Op Code	Time	Command
\mathbf{q}_5	t_3	$\texttt{MAR} \leftarrow \texttt{IR(D)}$
\mathbf{q}_5	t_4	$\mathtt{MBR} \leftarrow \mathtt{M}$
${f q}_5$	t_{5}	$AC \; \leftarrow \; AC \; + \; MBR$


q_5 t_3 : MAR \leftarrow IR(D)




















sub

SUB: Subtract from Accumulator



• Subtract from accumulator the value from memory

• Same as ADD, just set subtraction flag of ALU

Micro Program for SUB




• Load indirectly into accumulator

Op Code	Time	Command
${f q}_5$	t_3	$\texttt{MAR} \leftarrow \texttt{IR(D)}$
\mathbf{q}_5	t_4	$\mathtt{MBR} \leftarrow \mathtt{M}$
q_5	t_{5}	$AC \; \leftarrow \; AC \; - \; MBR$


q_5 t_3 : MAR \leftarrow IR(D)












$q_5 \ t_5 \text{:} \quad \textbf{AC} \ \leftarrow \ \textbf{AC} \ + \ \textbf{MBR}$







jmp

Program Counter (PC)



- Position of the next instruction is stored in program counter
- This gets updated during instruction fetch

$$\begin{array}{ccc} \textbf{Time} & \textbf{Command} \\ & t_0 & \texttt{MAR} \leftarrow \texttt{PC} \\ & t_1 & \texttt{MBR} \leftarrow \texttt{M} \\ & t_2 & \texttt{IR} \leftarrow \texttt{MBR} \\ \Rightarrow & t_3 & \texttt{PC} \leftarrow \texttt{PC} + 1 \end{array}$$

JMP: Jump



- Assign value to position of the next instruction
- Sequencing of micro program
 - instruction fetch (includes program counter inc)
 - command-specific micro instructions
- No problem that program counter gets modified twice

Micro Program for JMP




• Change program counter to specified address

$$\begin{array}{cccc} \textbf{Op Code} & \textbf{Time} & \textbf{Command} \\ & q_7 & t_3 & PC \leftarrow IR(D) \end{array}$$

$q_7 t_3$: PC \leftarrow IR(D)








jpz

Zero Flag




- Zero flag
 - set when result of a ALU operation is 0
 - stored in flag



Z Flag in Circuit





Micro Program for JPZ



• Z flag is a condition for executing a micro program (same as JMP)

• If not set, no micro program is executed