Full LC-3b ISA simulator and microarchitecture implementation in C including microcoded control logic, virtual memory support, exception/interrupt handling, cache and memory behavior simulation, and a 5-stage pipelined processor with hazard detection, stalls, and branch control