

File: c:\My_Designs\design4\design4\src\parity.v

```
1 module parity(clk, reset, d, q);
2   input clk, reset, d;
3   output q;
4
5   dff u1(clk, reset, d ^ q, q);
6
7 endmodule
8
```