```
module cpu4(clk, reset, s, b, a);
2
3
        input clk, reset;
4
        input [3:0] b;
5
       input [1:0] s;
       output [3:0] a;
wire [3:0] f;
6
7
8
        alu4 U1(a, b, s, f);
9
10
        dff4 U2(clk, reset, f, a);
11
12 endmodule
```

- 1 -