

```

1  `timescale 1 ns / 10 ps
2
3  module TestBench;
4
5      reg [3:0] A, B;
6      reg [1:0] S;
7      wire [3:0] F;
8
9      alu4 UUT(A, B, S, F);
10
11     // Initial conditions for A, B, and S
12     initial
13     begin
14         A = 4; B = 1; S[1] = 1; S[0] = 0;
15     end
16
17     // Computational tests of the ALU
18     initial
19     begin
20         #10 A = 7; B = -8;
21         #10 A = -1; B = 5; S[0] = 1;
22         #10 A = 3; B = 2;
23         #10 A = 'b1111; B = 'b0101; S[1] = 0; S[0] = 0;
24         #10 A = 'b1010; B = 'b0000;
25         #10 A = 'b1111; B = 'b0101; S[0] = 1;
26         #10 A = 'b1010; B = 'b1111;
27     end
28
29     // Display the truth table
30     initial
31     begin
32         $display("
33         $monitor($time, "    %d    %d    %b    %b    %d", A, B, S[0], S[1
34     ], F);
35     end
36
37     // Monitor the console and saves simulation data
38     initial
39     begin
40         $dumpfile("alu.vcd");
41         $dumpvars(1, A, B, S, F);
42         $dumpflush;
43     end
44
45     // Set test to finish after 80ms
46     initial
47     #80 $finish;
48 endmodule

```