

```

1  // Jonathan Monreal
2
3  module TestBench;
4
5      reg a, b;          // Two registers for inputs
6      wire y1, y2, y3; // Three wires for outputs for and, or, and xor
7      gates
8
9      partD UUT(a, b, y1, y2, y3); // The current unit under test
10
11     // Initial conditions for a and b
12     initial
13     begin
14         a = 0; b = 0;
15     end
16
17     // Changes values of a and/or b every 10ms
18     always
19     begin
20         #10 b = 1;
21         #10 a = 1; b = 0;
22         #10 b = 1;
23     end
24
25     // Displays values of a and b
26     initial
27     begin
28         $display("
29             TIME | a | b | y1 | y2 | y3");
30         $monitor($time, "
31             %b   %b   %b   %b   %b", a, b, y1, y2
32             , y3);
33     end
34
35     // Sets test to finish after 40ms
36     initial
37     #40 $finish;
38
39 endmodule

```