```
1
   // Jonathan Monreal
2
3
   module TestBench;
4
5
       reg a, b;
                     // Two registers for inputs
6
       wire y1, y2, y3; // Three wires for outputs for and, or, and xor
    gates
7
8
       partD UUT(a, b, y1, y2, y3); // The current unit under test
9
10
       // Initial conditions for a and b
       initial
11
12
           begin
13
               a = 0; b = 0;
            end
14
15
16
        // Changes values of a and/or b every 10ms
17
        always
18
           begin
                #10 b = 1;
19
                #10 a = 1; b = 0;
20
                #10 b = 1;
21
22
            end
23
24
       // Displays values of a and b
25
       initial
26
            begin
                                         TIME | a | b | y1 | y2 | y3"); %b %b %b %b", a, b, y1, y2
27
                $display("
                $monitor($time, " %b
28
    , y3);
29
            end
30
       // Sets test to finish after 40ms
31
32
       initial
            #40 $finish;
33
34
35
   endmodule
36
```