```
module alu(A, B, CI, S0, S1, F, CO);
2
3
           input A, B, CI, S0, S1;
4
           output F, CO;
5
           adder U1(A, B ^ S0, CI & S1, F, CO);
6
7
8
     endmodule
9
     module alu4(A, B, S, F);
10
11
12
           input [3:0] A, B;
13
           input [1:0] S;
           output [3:0] F;
14
15
           wire CO0, CO1, CO2, CO3;
16
           alu B0(A[0], B[0], S[0], S[0], S[1], F[0], C00); alu B1(A[1], B[1], C00, S[0], S[1], F[1], C01); alu B2(A[2], B[2], C01, S[0], S[1], F[2], C02); alu B3(A[3], B[3], C02, S[0], S[1], F[3], C03);
17
18
19
20
21
22
     endmodule
```

- 1 -