```
`timescale 1 ns / 10 ps
1
2
3
    module TestBench;
4
5
       reg clk, reset;
       reg [1:0] s;
6
7
        reg [3:0] b;
8
        wire [3:0] a;
9
10
        cpu4 UUT(clk, reset, s, b, a);
11
12
        // Initial conditions for clk, reset, b, and s
13
        initial
14
            begin
                clk = 1; reset = 0; b = 'h0; s = 'h0;
15
16
            end
17
18
        always #5 clk = ~clk;
19
20
        // Computational tests of the cpu
        initial
21
22
            begin
23
                #2 reset = 1;
24
                #10 reset = 0; s = 'h2; b = 'h1;
                #100 s = 'h3; b = 'h3;
25
                #40 s = 'h1; b = 'hE;
26
27
            end
28
29
            // Monitor the console and save simulation data
        initial
30
31
            begin
32
                $dumpfile("cpu.vcd");
33
                $dumpvars(1, clk, reset, b, s, a);
34
                $dumpflush;
35
            end
36
37
        // Set test to finish after 80ms
        initial
38
39
            #170 $finish;
40
    endmodule
41
```