



## Plan



- Ch1 – Overview of System Design Using SystemC
- Ch2 – Overview of SystemC
- Ch3 – Data Types
- Ch4 – Modules
- Ch5 – Notion of Time
- Ch6 – Concurrency
- **Ch7 – Predefined Channels**
- Ch8 – Structure
- Ch9 – Communication
- Ch10 – Custom Channels and Data
- Ch11 – Transaction Level Modeling



Copyright © F. Muller  
2005-2010



Predefined Channels



Ch7 - 1 -



Predefined Primitive Channels (Mutexs, FIFOs, Signals)			
Simulation Kernel	Threads & Methods	Channels & Interfaces	Data types Logic, Integers, Fixed point
	Events, Sensitivity & Notification	Modules & Hierarchy	



## Predefined Channels

- **Introduction**
- Basic Channels
- Evaluate-Update Channels
- Signal Tracing

Copyright © F. Muller  
2005-2010




Ch7 - 2 -



## Why Predefined Channels ?



- Communication between concurrent processes
  - using events
  - using module member data
  - using shared variables (more difficult)
- Events let us manage shared variables
  - careful coding because events may be missed !
- Built-in mechanisms
  - tedium of these chores
  - aid communications
  - encapsulate complex communication
- 2 types of channels
  - **Primitive Channels**
  - Hierarchical Channels (chapter 11)



Copyright © F. Muller  
2005-2010



Predefined Channels



Ch7 - 3 -



## Primitive Channels



- Base class of all primitive channel : `sc_prim_channel`
  - `sc_mutex`
  - `sc_semaphore`
  - `sc_fifo`
  - `sc_signal`
- Access to the update phase to the scheduler
  - `update()`
- Cannot be instantiate !

### sc\_prim\_channel class

```
for SC_METHOD void next_trigger( ... )
```

```
for SC_THREAD void wait( ... )
```

Phases

```
virtual void before_end_of_elaboration()
virtual void end_of_elaboration()
virtual void start_of_simulation()
virtual void end_of_simulation()
```

Update phase

```
void request_update()
```

cause the scheduler  
to queue an update request

```
virtual void update()
```

```
{
    ...
}
```

called back by the scheduler during the  
update phase in response to a call to  
`request_update()`

### Graphical notation

Primitive Channels

bold line

Copyright © F. Muller  
2005-2010



Predefined Channels



Ch7 - 4 -


Predefined Primitive Channels (Mutexs, FIFOs, Signals)			
Simulation Kernel	Threads & Methods	Channels & Interfaces	Data types Logic, Integers, Fixed point
	Events, Sensitivity & Notification	Modules & Hierarchy	

## Predefined Channels

- Introduction
- **Basic Channels**
- Evaluate-Update Channels
- Signal Tracing

## Mutex (Mutual Exclusion)

- Useful to model software part
- Multiprogram threads share a common resource
  - variables, tables, ...
  - files
- SystemC : `sc_mutex` class
- Principle



# Semaphore

- More than one copy or owner
- Example : parking space in a parking lot
- SystemC : `sc_semaphore` class

## Constructors

```
explicit sc_semaphore( int sem_value)
sc_semaphore( const char*, int sem_value) → sc_semaphore sem1(5); // 5 tokens
                                              sc_semaphore sem2("SEM2", 3); // SEM2 has 3 tokens
```

## Methods

```
virtual int wait();           → blocking → counter > 0 : decrement counter
                                else wait a post()
virtual int trywait();        → non-blocking → counter > 0 : decrement counter
                                else return false
virtual int post();           → increment counter
                                (return always value 0)
virtual int get_value() const; → return counter value
```

Copyright © F. Muller  
2005-2010




Predefined Channels



Ch7 - 7 -

# Semaphore Example



Copyright © F. Muller  
2005-2010



Predefined Channels



Ch7 - 8 -



## FIFO (First In First Out)



- Most popular channel
  - Modeling at the architectural level (Khan process networks)
  - managing data flow
- By default, a FIFO has a depth of 16

### Constructors

```
explicit sc_fifo( int size = 16 );  
explicit sc_fifo( const char* name, int size = 16 );
```

### Methods

Read {  
virtual void read( T& );  
virtual T read();  
virtual bool nb\_read( T& );

Write {  
virtual void write( const T& );  
virtual bool nb\_write( const T& );  
sc\_fifo<T> operator= ( const T& );

Wait {  
virtual const sc\_event& data\_written\_event() const;  
virtual const sc\_event& data\_read\_event() const;

Return the number of values that are available for reading in the current delta cycle  
virtual int num\_available() const;

Return the number of empty slots that are free for writing in the current delta cycle  
virtual int num\_free() const;

Copyright © F. Muller  
2005-2010



Predefined Channels




Ch7 - 9 -



## FIFO – Input / Output



- Specialized port class
  - reading from a FIFO
  - writing to a FIFO



Copyright © F. Muller  
2005-2010




Predefined Channels




Ch7 - 10 -

## FIFO – Example (1/2)




## FIFO – Example (2/2)





## Exercise : DataFlow



Copyright © F. Muller  
2005-2010



Predefined Channels



Ch7 - 13 -



## Predefined Channels

Predefined Primitive Channels (Mutexes, FIFOs, Signals)			
Simulation Kernel	Threads & Methods	Channels & Interfaces	Data types Logic, Integers, Fixed point
	Events, Sensitivity & Notification	Modules & Hierarchy	

- Introduction
- Basic Channels
- Evaluate-Update Channels
- Signal Tracing

Copyright © F. Muller  
2005-2010




Ch7 - 14 -

## Principle

- Modeling hardware part
- Behavior of a signal
  - instantaneous activity
  - single source / multiple sinks
  - all sinks "see" a signal update at the same time

### Example : Asynchronous Decimal Counter



Copyright © F. Muller  
2005-2010



Predefined Channels

SYSTEM C™

Ch7 - 15 -

## Principle Evaluate – Update Paradigm

- Possible to go from evaluate to update and back
  - Time doesn't advance
- Signal channels use this update phase as a point of data synchronization
- Two storage locations
  - current value
  - new value



### Evaluation Phase

- process write value to a signal channel
- store the value in new value field
- calls request\_update()

### End of Evaluation Phase

- there are no more processes in the ready state

### Update Phase

- kernel calls update() method for each channel that request an update
- copy new value into current value

### Advance Time Phase

- 2 conditions:
  - there are no more processes in the ready state
  - no request update

Copyright © F. Muller  
2005-2010

Predefined Channels

SYSTEM C™

Ch7 - 16 -





## Signal

- Intended to model the behavior of a single piece of wire carrying a digital electronic signal
- Use evaluate-Update paradigm
- `sc_signal` class is equal to
  - signal (VHDL)
  - reg that use non blocking assignments (`<=`) exclusively

### Constructors

`sc_signal<datatype> signame1, signame2 ...;`

### Methods

#### Read

`virtual const T& read() const;`  
`operator const T& () const;`

#### Write

`virtual void write( const T& );`  
`sc_signal<T>& operator= ( const T& );`  
`sc_signal<T>& operator= ( const sc_signal<T>& );`

#### Event

`virtual const sc_event& default_event() const;`  
`virtual const sc_event& value_changed_event() const;`  
`virtual bool event() const;`

### Example

`sc_signal<bool> s1, s2;`  
`bool a;`

equivalent {  
`a = s1.read();`  
`a = s1;`

equivalent {  
`s2.write(true);`  
`s2 = true;`

equivalent {  
`s1.write(s2.read());`  
`s1 = s2;`

`sensitive << s2.default_event();`  
`wait(s1.default_event());`  
`if (s2.event() == true)`  
`...`

Copyright © F. Muller  
 2005-2010



Predefined Channels



Ch7 - 17 -

## Signal Example (1/2)

```
SC_MODULE(signal_ex)
{
    enum color (BLACK, RED, GREEN, BLUE,
               YELLOW, MAGENTA, CYAN, WHITE);

    // Local data variables
    int count;
    color traffic_temp;
    sc_string message_temp;

    // Local channels
    sc_signal<int> count_sig;
    sc_signal<color> traffic_sig;
    sc_signal<sc_string> message_sig;


    // Constructor
    SC_CTOR(signal_ex)
    {
        SC_THREAD(P1_thread);
        SC_METHOD(P2_method);
        sensitive << count_sig
          << traffic_sig
          << message_sig;
        dont_initialize();
    }
    void P1_thread(void);
    void P2_method(void);
};
```

`void signal_ex::P1_thread(void)`

```
{
    // Initializing during 1st delta cycle
    cout << "P1: P1_thread is initializing" << endl;
    count_sig.write(10);
    traffic_sig.write(BLACK);
    message_sig.write("Hello");
    count = 11;
    traffic_temp = RED;
    message_temp = "Whoa";
    // wait 10 ms cycle
    wait(10, SC_MS);
    cout << "P1: P1_thread is done initializing" << endl;
    count = 20;
    count_sig.write(count);
    cout << "P1: count is " << count << " " << "count_sig is " << count_sig.read() << endl;
    cout << "P1: P1_thread is waiting" << endl;
    // wait 5 ms
    wait(5, SC_MS);
    cout << "P1: count is " << count << " " << "count_sig is " << count_sig.read() << endl;
    traffic_sig.write(traffic_temp = WHITE);
    cout << "P1: traffic_temp is " << traffic_temp << " " << "traffic_sig " << traffic_sig.read() << endl;
    message_sig.write(message_temp = "Rev your engines");
    cout << "P1: message_temp is " << message_temp << " " << "message_sig " << message_sig.read() << endl;
    // wait 10 ms
    wait(10, SC_MS);
    cout << "P1: P1_thread done" << endl;
}

void signal_ex::P2_method(void)
{
    cout << "P2: detected an EVENT! @" << sc_time_stamp() << endl;
    cout << "P2: count = " << count << " " << "count_sig = " << count_sig.read() << endl;
    cout << "P2: traffic_temp = " << traffic_temp << " " << "traffic_sig = " << traffic_sig.read() << endl;
    cout << "P2: message_temp = " << message_temp << " " << "message_sig = " << message_sig.read() << endl;
}
```

signal\_ex



Copyright © F. Muller  
 2005-2010



Predefined Channels



Ch7 - 18 -

## Signal Example (2/2)



signal\_ex

```
char* simulation_name = "signal_ex";

int sc_main(int argc, char* argv[])
{
    cout << "INFO: Elaborating " << simulation_name << endl;
    signal_ex signal_ex_i("signal_ex_i");
    cout << "INFO: Simulating " << simulation_name << endl;
    sc_start();
    cout << "INFO: Post-processing " << simulation_name;
    cout << endl;

    return 0;
}
```

```
INFO: Elaborating signal_ex
INFO: Simulating signal_ex
P1: P1_thread is initializing
P2: detected an EVENT! @0 s
P2: count = 11 count_sig = 10
P2: traffic_temp = 1 traffic_sig = 0
P2: message_temp = 'Whoa' message_sig = 'Hello'
P1: P1_thread is done initializing
P1: count is 20 count_sig is 10
P1: P1_thread is waiting
P2: detected an EVENT! @10 ms
P2: count = 20 count_sig = 20
P2: traffic_temp = 1 traffic_sig = 0
P2: message_temp = 'Whoa' message_sig = 'Hello'
P1: count is 20 count_sig is 20
P1: traffic_temp is '7' traffic_sig '0'
P1: message_temp is 'Rev your engines' message_sig 'Hello'
P2: detected an EVENT! @15 ms
P2: count = 20 count_sig = 20
P2: traffic_temp = 7 traffic_sig = 7
P2: message_temp = 'Rev your engines' message_sig = 'Rev your engines'
P1: P1_thread done
INFO: Post-processing signal_ex...
```

Copyright © F. Muller  
2005-2010



Predefined Channels



Ch7 - 19 -

## Signal Dangerous syntax



- SystemC has overloaded the assignment and copy operator

```
int a;
signal<int> s;    ➡    a = s.read();
                    a = s;
                    s = 56;
```

- These syntaxes dangerous relates to the issue of the evaluate-update paradigm

// convert rectangular to polar coordinates

```
r = x;
if ( r != 0 && r != 1)
    r = r * r;
```

```
if ( y != 0 )
    r = r + y*y;
```

```
cout << "Radius is " << sqrt(r) << endl;
```

x,y,r are variables

x = 3, y = 4, r = 0



Radius is 5

x,y,r are sc\_signal

x = 3, y = 4, r = 0



Radius is 0

Copyright © F. Muller  
2005-2010



Predefined Channels



Ch7 - 20 -

# Signal

## Multiple writers / One readers

```
SC_MODULE(M)
{
    sc_signal<bool> sig; // Channel
    SC_CTOR(M)
    {
        SC_THREAD(writer);
        SC_THREAD(reader);
        SC_METHOD(writer2);
        sensitive << sig. posedge_event(); // Sensitive to the pos edge event
    }
    void writer()
    {
        wait(50, SC_NS);
        sig.write(false);
        sig.write(true);
        wait(50, SC_NS);
        sig = false; // Calls operator= ( const T& )
    }
    void reader()
    {
        wait(sig.value_changed_event());
        bool i = sig.read(); // Reads true
        wait(sig.value_changed_event());
        i = sig; // Calls operator const T& () which returns false
    }
    void writer2()
    {
        sig.write(!sig.read()); // An error. A signal shall not have multiple writers
    }
}
```

*sc\_signal<bool>*  
*sc\_signal<sc\_logic>*

*sensitive << sig.posedge\_event()*  
*<< sig.negedge\_event();*  
*wait(sig.posedge\_event());*  
*wait(sig.negedge\_event());*  
*if (sig.pos())*  
*...*  
*if (sig.neg())*  
*...*

*sc\_signal\_resolved class*  
*solution*  
**ERROR !!**

Copyright © F. Muller  
2005-2010

 **Predefined Channels**

 **Ch7 - 21 -**


# sc\_signal\_resolved / sc\_signal\_rv

- Channel derived from class sc\_signal
- Resolved signal may be written by multiple processes
- conflicting values being resolved within the channel
  - Resolution table

A/B	0	1	X	Z
0	0	X	X	0
1	X	1	X	1
X	X	X	X	X
Z	0	1	X	Z


sc\_signal\_resolved name;  
sc\_signal\_rv<5> name;

*width*



## Example: Pullup mechanism

A/B	0	1	X	Z
0	0	X	X	0
1	X	1	X	1
X	X	X	X	X
Z	0	1	X	1



```
struct signal_pullup: public sc_signal_resolved
{
    signal_pullup()
    {}
    explicit signal_pullup(const char *nm) : sc_signal_resolved(nm)
    {}
    virtual void update()
    {
        sc_logic_resolve::resolve(m_new_val, m_val_vec);
        if (m_new_val == SC_LOGIC_Z)
            m_new_val = SC_LOGIC_1;
        base_type::update();
    }
}
```

Copyright © F. Muller  
2005-2010

 **Predefined Channels**

 **Ch7 - 22 -**



## sc\_buffer



- Channel derived from class sc\_signal

sc\_signal => default\_event()



A value-changed event is notified when the value of the signal is changed.

sc\_buffer => default\_event()



A value-changed event is notified whenever the buffer is written

### Example

sc\_signal<bool> a;

a.write(true); → event  
a.write(false); → event  
a.write(false);

sc\_buffer<bool> a;

a.write(true); → event  
a.write(false); → event  
a.write(false); → event



Département Electronique

## Predefined Channels

Predefined Primitive Channels (Mutexs, FIFOs, Signals)			
Simulation Kernel	Threads & Methods	Channels & Interfaces	Data types Logic, Integers, Fixed point
	Events, Sensitivity & Notification	Modules & Hierarchy	

- Introduction
- Basic Channels
- Evaluate-Update Channels
- Signal Tracing



## Trace

- A trace file records a time-ordered sequence of value changes during simulation.
- VCD Format (Value Change Dump Format)

```

sc_clock clock("clk", 1, SC_NS);
sc_signal<int> shiftreg_in;
sc_signal<int> shiftreg_out;
...
sc_trace_file *tf = sc_create_vcd_trace_file("wave");
sc_write_comment(tf, "Simulation of Shift Reg at Elaboration Time Resolution");
sc_trace(tf, clock.signal(), "Clock");
sc_trace(tf, shiftreg_in, "shiftreg_in");
sc_trace(tf, shiftreg_out, "shiftreg_out");

sc_start(30, SC_NS);

sc_close_vcd_trace_file(tf);

```

elaboration phase

end of simulation

filename

Copyright © F. Muller  
2005-2010



Predefined Channels



Ch7 - 25 -



## Trace

```

$comment
Simulation of Shift Reg at Elaboration Time Resolution
$end

$date
Mar 23, 2005 12:13:02
$end

$version
SystemC 2.1_oct_12_04.beta --- Mar 16 2005 13:29:45
$end

$timescale
Mar 23, 2005 12:13:02
$end

$scope module SystemC $end
$var wire 1 aaa Clock $end
$var wire 32 aab shiftreg_in[31:0] $end
$var wire 32 aac shiftreg_out[31:0] $end
$upscope $end
$enddefinitions $end

$comment
All initial values are dumped below at time 0 sec = 0 timescale units.
$end

$dumpvars
1aaa
b0 aab
b0 aac
$end

```

```

#50
0aaa



#100
1aaa

#150
0aaa

#200
1aaa

#250
0aaa

```



Copyright © F. Muller  
2005-2010



Predefined Channels



Ch7 - 26 -



## Tracing Aggregate Types



```
const int MAXLEN = 8;

void sc_trace(sc_trace_file *tf, bool *v, const sc_string& name, int arg_length)
{
    char mybuf[MAXLEN];

    for (int j=0; j < arg_length; j++)
    {
        sprintf(mybuf, "[%d]", j);
        sc_trace(tf, v[j], name + mybuf);
    }
}
```

### Using

```
const int MAX = 20;
bool v[MAX];
...
sc_trace(tf, &v, "v", MAX);
```

