



- Ch1 Overview of System Design Using SystemC
- Ch2 Overview of SystemC
- Ch3 Data Types
- Ch4 Modules
- Ch5 Notion of Time
- Ch6 Concurrency
- Ch7 Predefined Channels
- Ch8 Structure
- Ch9 Communication
- Ch10 Custom Channels and Data



Ch11 - Transaction Level Modeling

Copyright © F. Muller 2007-2012



Transaction Level Modeling (TLM)



Ch11 - 1 -



References



- SystemC 2.2 / TLM 1.0 (http://www.systemc.org)
- Stuart Swan. "Introduction to Transaction Level Modeling in SystemC", Cadence Design Systems, Inc, 2005
- Transaction Level Modeling in SystemC, Adam Rose, Stuart Swan, John Pierce, Jean-Michel Fernandez, Cadence Design Systems, Inc.
- Towards a SystemC Transaction Level Modeling Standard, Stuart Swan, Adam Rose, John Pierce, June 2004
- TLM 1.0 : use of example_3_2

Copyright © F. Muller 2007-2012









Transaction Level Modeling

- TLM Introduction
- TLM Interfaces
- TLM Channels
- Example

	TLM			
Predefined Primitive Channels (Mutexs, FIFOs, Signals)				Signals)
	Simulation Kernel	Threads & Methods	Channels & Interfaces	Data types Logic, Integers, Fixed point
		Events, Sensitivity & Notification	Modules & Hierarchy	

Copyright © F. Muller 2007-2012









- **TLM Standardization Alliance**
 - June 2004 : OSCI / OCP-IP
 - Common TLM API
- Companies endorsing TLM standard within press release:
 - Cadence, CoWare, Forte, Mentor, Philips, ST, Synopsys
 - Atrenta, Calypto, Celoxica, Chip Vision, ESLX, Summit, Synfora
 - OCP-IP
- Why?
 - Integrate Hw & Sw models
 - Early platform for Sw development
 - Early system exploration and verification
 - Verification reuse
- TLM version
 - 1.0 : Standard release (June 2005)
 - 2.0 : Draft release (Nov. 2006)

Copyright © F. Muller 2007-2012









- Support design & verification IP reuse
- Usability
- Safety
- Speed
- Generality
 - Abstraction levels
 - Hw / Sw prototyping
 - Several communication architectures (bus, packet, NoC ...)
 - Different protocols

Copyright © F. Muller 2007-2012



Transaction Level Modeling (TLM)



Ch11 - 5 -



Key concepts



- Focus on SystemC interface classes
 - Define small set of generic, reusable TLM interface
 - Different components implement same interfaces
- Object passing semantics
 - similar to sc_fifo, effectively pass-by-value
 - Avoids problems with raw C/C++ pointers
 - Leverage C++ smart pointers and containers where needed
- Unidirectional versus Bidirectional dataflow
 - Unidirectional interfaces are similar to sc_fifo
 - Bidirectional is possible by using Unidirectional interfaces
 - Separates requests from responses
- Blocking versus non-blocking
- Use sc_port and sc_export

Copyright © F. Muller 2007-2012









Transaction Level Modeling

- TLM Introduction
- TLM Interfaces
- TLM Channels
- Example

		TL	.M	
Predefined Primitive Channels (Mutexs, FIFOs,				Signals)
Simulat	Simulation Kernel	Threads & Methods	Channels & Interfaces	Data types Logic, Integers, Fixed point
Kerne		Events, Sensitivity & Notification	Modules & Hierarchy	

Copyright © F. Muller 2007-2012







TLM Interface style



- same as sc fifo
- blocking / non-blocking
 - SC_THREAD : blocking & non-blocking (wait calls)
 - SC_METHOD : non-blocking only
- Tranfers
 - Unidirectional
 - Bidirectional
- TLM Tag
 - C++ Trick
 - Allow us to implement more than one version interface

template<class T> class tlm_tag { };

Copyright © F. Muller 2007-2012







TLM Interface style



- **Nonblocking:** Means function implementations *can never* call wait().
- **Blocking:** Means function implementations *might* call wait().
- Unidirectional: data transferred in one direction
- Bidirectional: data transferred in two directions
- Poke/Peek: Poke overwrites data and can never block. Peek reads most recent valid value. Poke/Peek are similar to write/read to a variable or signal.
- Put/Get: Put queues data. Get consumes data. Put/Get are similar to writing/reading from a FIFO.
- **Pop:** A pop is equivalent to a get in which the data returned is simply ignored.
- Master/Slave: A master initiates activity by issuing a request. A slave passively waits for requests and returns a response.

Copyright © F. Muller



Transaction Level Modeling (TLM)






TLM Interface **Unidirectional Interfaces**



- Blocking Interfaces (SC THREAD)
 - put(): from Initiator to Target
 - get(), peek() : from Target to Initiator



```
template < typename T >
            class tlm_blocking_get_if: public virtual sc_interface
get
              virtual T get( tlm_tag<T> *t = 0 ) = 0;
              virtual void get( T &t ) { t = get(); }
            template < typename T >
                                                                         get
             class tlm_blocking_put_if: public virtual sc_interface
                                                                         neek
             virtual void put( const T &t ) = 0;
            }:
```

```
template < typename T >
class tlm_blocking_peek_if: public virtual sc_interface
 virtual T peek( tlm_tag<T> *t = 0 ) const = 0;
 virtual void peek( T &t ) const { t = peek(); }
template < typename T >
class tlm_blocking_get_peek_if:
public virtual tlm_blocking_get_if<T>,
 public virtual tlm_blocking_peek_if<T>
```

Copyright © F. Muller 2007-2012



Transaction Level Modeling (TLM)



(SYSTEMC™ Ch11 - 10 -






nb_get()

nb_peek()

- Non-Blocking Interfaces (SC_METHOD, SC_THREAD)
 - from Initiator to Target
 - nb_put(), nb_can_put(), ok_to_put()
 - from Target to Initiator
 - nb_get(), nb_can_get(), ok_to_get()
 - nb_peek(), nb_can_peek(), ok_to_peek()



Copyright © F. Muller 2007-2012



Transaction Level Modeling (TLM)



Initiator


nb_put()


nb_can_put()





- Mixed Blocking / Non-blocking Interfaces
 - get(), put()
 - peek()





```
template < typename T >
    peek
                 public virtual tlm_blocking_peek_if< T >
nb_peek
                 public virtual tlm_nonblocking_peek_if< T >
                template < typename T >
                class tlm get peek if:
      get
                 public virtual tlm_get_if<T>
 nb_get
                 public virtual tlm_peek_if<T>
    peek
                 public virtual tlm_blocking_get_peek_if<T>
nb_peek
                 public virtual tlm_nonblocking_get_peek_if<T>
```

Copyright © F. Muller 2007-2012



Transaction Level Modeling (TLM)




(SYSTEM C™ Ch11 - 12 -





- Blocking Interface (SC_THREAD)
 - No Non-Blocking interface!
 - tlm transport if class
 - transport() method

```
Request
                                      Response
template < typename REQ , typename RSP >
class tlm_transport_if: public virtual sc_interface
public:
 virtual RSP transport( const REQ & ) = 0;
```



Copyright © F. Muller 2007-2012



Transaction Level Modeling (TLM)



Ch11 - 13 -





- Based on implementation on sc_fifo
- tlm fifo behavior
 - when you put a transaction into the tlm_fifo, you cannot get until the next delta cycle.
 - zero sized
 - infinite sized

```
template< typename T >
class tlm_fifo_debug_if: public virtual sc_interface
 virtual int used() const = 0;
 virtual int size() const = 0;
 virtual void debug() const = 0;
 virtual bool nb_peek( T & , int n ) const = 0;
 virtual bool nb_poke( const T & , int n = 0 ) = 0;
```

```
template < typename T >
class tlm fifo put if:
 public virtual tlm_put_if<T> ,
 public virtual tlm_fifo_debug_if<T>
template < typename T >
class tlm_fifo_get_if:
 public virtual tlm_get_peek_if<T>,
 public virtual tlm_fifo_debug_if<T>
```

Copyright © F. Muller 2007-2012



Transaction Level Modeling (TLM)




(SYSTEMC™ Ch11 - 14 -



Inheritance Diagram of Interfaces



Ch11 - 15 -



polytechnique

Département Electronique



Copyright © F. Muller 2007-2012

Transaction Level Modeling

Transaction Level Modeling (TLM)

- TLM Introduction
- TLM Interfaces
- TLM Channels
- Example

TLM			
Predefined Primitive Channels (Mutexs, FIFOs, Signals)			
Simulation	Threads & Methods	Channels & Interfaces	Data types Logic, Integers, Fixed point
Kernel	Events, Sensitivity & Notification	Modules & Hierarchy	

Copyright © F. Muller 2007-2012



(SYSTEM C™ Ch11 - 16 -





tlm fifo<T>

```
template <class T>
                                                                                // tlm get interface
class tlm_fifo
                                                                                T get( tlm_tag<T> *t = 0 );
 public virtual tlm_fifo_get_if<T>,
                                                                                bool nb_get( T& );
 public virtual tlm_fifo_put_if<T>,
                                                                                bool nb_can_get( tlm_tag<T> *t = 0 ) const;
 public sc_prim_channel
                                                                                const sc_event &ok_to_get( tlm_tag<T> *t = 0 ) const
  explicit tlm_fifo( int size_ = 1 )
                                                                                // tlm peek interface
   : sc_prim_channel( sc_gen_unique_name( "fifo" ) )
                                                                                T peek( tlm_tag<T> *t = 0 ) const;
                                                                               bool nb_peek( T& ) const;
bool nb_can_peek( tlm_tag<T> *t = 0 ) const;
  explicit tlm_fifo( const char* name_, int size_ = 1 )
                                                                               const sc_event &ok_to_peek( tlm_tag<T> *t = 0 ) const
   : sc_prim_channel( name_ )
                                                                                // tlm put interface
}
                                                                                void put( const T& );
                                                                                bool nb_put( const T& );
                                                                               bool nb_can_put( tlm_tag<T> *t = 0 ) const;
                                                                               const sc_event& ok_to_put( tlm_tag<T> *t = 0 ) const
```

Copyright © F. Muller 2007-2012



Transaction Level Modeling (TLM)





TLM Channels TLM Request/Response Channel (1/2)



- tlm_req_rsp_channel<REQ, RSP>
 - Bidirectional channel
- template < typename REQ , typename RSP > class tlm_req_rsp_channel : public sc_module 2 FIFOS public // uni-directional slave interface sc_export< tlm_fifo_get_if< REQ >> get_request_export; sc_export< tlm_fifo_put_if< RSP >> put_response_export; template < typename REQ , typename RSP > // uni-directional master interface class tlm_master_if: sc_export< tlm_fifo_put_if< REQ > > put_request_export; public virtual tlm_put_if< REQ > sc_export< tlm_fifo_get_if< RSP >> get_response_export; public virtual tlm_get_peek_if< RSP > // master / slave interfaces sc_export< tlm_master_if< REQ , RSP > > master_export; template < typename REQ , typename RSP > sc_export< tlm_slave_if< REQ , RSP > > slave_export; class tlm_slave_if: public virtual tlm_put_if< RSP > public virtual tlm_get_peek_if< REQ > tlm_req_rsp_channel(int req_size = 1 , int rsp_size = 1) $tlm_req_rsp_channel(\ sc_module_name\ module_name\ ,$ int req_size = 1 , int rsp_size = 1)

};

Copyright © F. Muller 2007-2012










Graphical Representation

All connections are not compulsory



Copyright © F. Muller 2007-2012

Transaction Level Modeling (TLM)




Ch11 - 19 -



TLM Channels TLM Transport Channel (1/2)




- tlm_transport_channel<REQ, RSP>
 - Bidirectional channel
 - Each request is bound to one response
 - One place only







- Graphical Representation
 - All connections are not compulsory







Transaction Level Modeling

- TLM Introduction
- TLM Interfaces
- TLM Channels
- Example

TLM			
Predefined Primitive Channels (Mutexs, FIFOs, Sign			
Simulation Kernel	Threads & Methods	Channels & Interfaces	Data types Logic, Integers, Fixed point
	Events, Sensitivity & Notification	Modules & Hierarchy	

Copyright © F. Muller 2007-2012







<u>User Layer</u> Protocol-specific "convenience" API Targeted for embedded SW engineer Typically defined and supplied by IP vendors	amba_bus->burst_read(buf, adr, n);
Protocol Layer Protocol-specific code Adapts between user layer and transport layer Typically defined and supplied by IP vendors	req.addr = adr; req.num = n; rsp = transport(req); return rsp.buf;
Transport Layer Uses generic data transport APIs and models Facilitates interoperability of models Key focus of TLM standard May use generic fifos, arbiters, routers, xbars, pipelines, etc.	sc_port <tlm_transport_if<req, rsp=""> > p;</tlm_transport_if<req,>

Copyright © F. Muller 2007-2012




Transaction Level Modeling (TLM)





Master / Slave Example Global View of the example*






Copyright © F. Muller 2007-2012


Transaction Level Modeling (TLM)

(SYSTEM C™ Ch11 - 24 -

```
Master / Slave Example
                     Master Side – Interface (1/2)
                                        template < class ADDRESS , class DATA , int N = 1>
class basic_initiator_port :
public sc_port<tlm_transport_if <basic_request< ADDRESS , DATA > , basic_response< DATA > > , N> ,
         master
                                         public virtual basic_if<ADDRESS, DATA >
                                         vouloi:
typedef tlm_transport_if < basic_request< ADDRESS , DATA > , basic_response< DATA >> if_type;
basic_initiator_port(const char 'port_name):
    sc_port< if_type , N > ( port_name) {}
                                         rirtual basic_status write( const ADDRESS &a , const DATA &d )
                                          basic_request<ADDRESS,DATA> req;
                                          basic_response<DATA> rsp;
                                                                                                                       Master Implementation of basic_if
                                          req.type = WRITE;
 Name : initiator_port
                                          req.a = a;
req.d = d;
 Type: basic_initiator_port
                                          rsn = (*this)->transport( req );
                                                                                                                     use of tlm_transport_if
                                        virtual basic_status read( const ADDRESS &a , DATA &d )
                                          basic_request<ADDRESS,DATA> req;
                                          basic_response<DATA> rsp;
                                          req.type = READ;
                                          rsp = (*this)->transport( req );
                                           return rsp.status;
Copyright © F. Muller
2007-2012
                                                                                                                                    (SYSTEMC™ Ch11 - 25 -
                                        Transaction Level Modeling (TLM)
```



Master / Slave Example Slave Side – Interface (1/2) Name: target_port slave template< class ADDRESS TYPE, class DATA TYPE > Type: if_type class basic_slave_base : public virtual basic_if< ADDRESS_TYPE , DATA_TYPE > , public virtual tim_transport_if< basic_request< ADDRESS_TYPE , DATA_TYPE > , basic_response < DATA_TYPE > > typedef tlm_transport_if< basic_request< ADDRESS_TYPE , DATA_TYPE > , basic_response< DATA_TYPE > > if_type; /* Transport Implementation */ basic_response<DATA_TYPE> transport(const basic_request<ADDRESS_TYPE,DATA_TYPE> &request) basic_response<DATA_TYPE> response; switch(request.type) { Implementation of tlm_transport_if case READ: response.status = read(request.a , response.d); break: case WRITE: use of basic if response.status = write(request.a , request.d); (Slave Implementation, next slide) default: response.status = ERROR; break: return response; }; Copyright © F. Muller 2007-2012 (SYSTENC™ Ch11 - 27 -Transaction Level Modeling (TLM)



Master / Slave Example **Simulation** master Name: initiator_port Name: target_port slave Type: basic_initiator_port Type: if_type Writing Address 0 value 10 slave writing at 0 value 10 Writing Address 1 value 11 slave writing at 1 value 11 Writing Address 2 value 12 master slave Writing Address 2 value 12 Writing Address 3 value 12 Writing Address 3 value 13 slave writing at 3 value 13 Writing Address 4 value 14 slave writing at 4 value 14 int sc_main(int argc , char **argv) master master_i("master"); slave slave_i("slave"); slave reading from 0 value 10 Read Address 0 got 10 slave reading from 1 value 11 Read Address 1 got 11 master_i.initiator_port(slave_i.target_port); sc_start(); slave reading from 2 value 12 Read Address 2 got 12 Read Address 2 got 12 slave reading from 3 value 13 Read Address 3 got 13 slave reading from 4 value 14 Read Address 4 got 14

Transaction Level Modeling (TLM)

return 0;

Copyright © F. Muller 2007-2012

Ch11 - 29 -