<n26112437>_<劉兆軒> AIAS 2023 Lab 8 HW Submission

- 1. 請不要用這份template 交作業, 建立一個新的codimd 檔案, 然後copy & paste 這個 template 到你創建的檔案做修改。
- 2. 請修改你的學號與姓名在上面的 title, 以避免TA 修改作業時把檔案跟人弄錯了
- 3. 在Playlab 作業中心繳交作業時, 請用你創建的檔案鏈結繳交, 其他相關的資料與鏈結請依照Template 規定的格式記載於codimd 上。

記得在文件標題上修改你的 <學號> <姓名>

- <n26112437> <劉兆軒> AIAS 2023 Lab 8 HW Submission
 - Gitlab code link
 - Bonus link
 - HW8-1 Conv2D Assembly Code Implementation
 - Assembly Code test_data_1.S
 - Simulation Result
 - HW8-2 Conv2D Assembly Code Acceleration
 - Assembly Code test_data_2.S
 - Simulation Result
 - Comparison between Scalar & Vector Operation
 - HW8-3 Single Cycle CPU with Vector Extension
 - Scala Code
 - Simulation Result

Gitlab code link

Please paste the link to your private Gitlab repository for this homework submission here.

• Gitlab link - https://playlab.computing.ncku.edu.tw:4001/kevin1217/lab08 (https://playlab.computing.ncku.edu.tw:4001/kevin1217/lab08)

Bonus link

Bonus link - https://playlab.computing.ncku.edu.tw:3001/cF-pgeMeThCWzcADjfuZMA?
 view (https://playlab.computing.ncku.edu.tw:3001/cF-pgeMeThCWzcADjfuZMA?view)

HW8-1 Conv2D Assembly Code Implementation

Assembly Code - test_data_1.S

請放上你的程式碼並加上註解,讓 TA明白你是如何完成的。

```
1
     .data
 2
     ## input data size = 2x8x8
 3
     input_data:
 4
     .byte 0 1 2 3 4 5 6 7
 5
     .byte 0 1 2 3 4 5 6 7
 6
     .byte 0 1 2 3 4 5 6 7
7
     .byte 0 1 2 3 4 5 6 7
8
     .byte 0 1 2 3 4 5 6 7
9
     .byte 0 1 2 3 4 5 6 7
10
     .byte 0 1 2 3 4 5 6 7
11
     .byte 0 1 2 3 4 5 6 7
12
13
     .byte 0 1 2 3 4 5 6 7
14
     .byte 0 1 2 3 4 5 6 7
15
     .byte 0 1 2 3 4 5 6 7
16
     .byte 0 1 2 3 4 5 6 7
17
     .byte 0 1 2 3 4 5 6 7
18
     .byte 0 1 2 3 4 5 6 7
     .byte 0 1 2 3 4 5 6 7
19
20
     .byte 0 1 2 3 4 5 6 7
21
22
     ## kernel size 2x3x3
23
     kernel_data:
24
     .byte 0 1 2
25
     .byte 0 1 2
26
     .byte 0 1 2
27
28
     .byte 0 1 2
29
     .byte 0 1 2
30
     .byte 0 1 2
31
32
     ## output data size 1x6x6
33
     output data:
34
     .byte 0 0 0 0 0 0 0 0
35
     .byte 0 0 0 0 0 0 0 0
36
     .byte 0 0 0 0 0 0 0 0
37
     .byte 0 0 0 0 0 0 0 0
     .byte 0 0 0 0 0 0 0 0
38
39
     .byte 0 0 0 0 0 0 0 0
40
41
     .text
42
     ## N -> matrix size CHANNEL_SIZE x INPUT_SIZE x INPUT_SIZE (input)
43
44
     ## M -> matrix size CHANNEL_SIZE x KERNEL_SIZE x KERNEL_SIZE (input)
     ## P -> matrix size CHANNEL SIZE x OUTPUT SIZE (output result)
45
46
47
     main:
48
     prologue:
49
     li sp,0x10000
50
51
     ## testing parameter//
52
     ## s0 -> base address of N
     ## s1 -> base address of M
```

```
54
      ## s2 -> base address of P
 55
      la s0, input data
      la s1, kernel data
 57
      la s2,output_data
 58
 59
      ## s3 -> INPUT_SIZE
 60
      ## s4 -> OUTPUT_SIZE
      ## s5 -> KERNEL_SIZE
 61
 62
      ## s6 -> CHANNEL_SIZE
 63
      li s3,8
 64
      li s4,6
 65
      li s5,3
 66
      li s6,2
 67
 68
      ## parameter initialize
 69
      ## s8 -> cc
 70
      ## s9 -> ii
 71
      ## s10 -> jj
 72
      ## t0 -> i
      ## t1 -> j
 73
 74
      ## t2 -> m
 75
      ## t3 -> n
 76
      li s8,0
 77
      li s9,0
      li s10,0
 78
 79
      li t0,0
 80
      li t1,0
 81
      li t2,0
 82
      li t3,0
 83
 84
      ## other 未用t4
 85
      ## t5 -> kernel_center = KERNEL_SIZE / 2
 87
      ## s7 -> N[index]
      ## s11 -> M[index]
 88
 89
      ## t6-> P[index]
 90
      ## t4 -> buffer
 91
      srli t5,s5,1
 92
      li s7,0
 93
      li s11,0
 94
      li t6,0
 95
      li t4,0
96
 97
      # OUTPUT_SIZE_row for loop
98
      OUTPUT_SIZE_row:
99
      bge t0,s4,epilogue
100
      li t1,0
101
      jal OUTPUT_SIZE_col
102
      addi t0,t0,1
103
      j OUTPUT_SIZE_row
104
105
      ## OUTPUT_SIZE_col for loop
      OUTPUT_SIZE_col:
106
```

```
107
      ## 超過範圍跳出迴圈
108
      bge t1,s4,return
      ## 每次跳都要先存原本for的addr
109
      addi sp,sp,-4
110
111
      sw ra, 0(sp)
      ## 下個for的index重置為0
112
      li t2,0
113
      ## 跳到下個for
114
115
      jal KERNEL_SIZE_row
      ## 下個for結束後, return回來
116
117
      lw ra, 0(sp)
      ## 刪除該回stack內的addr
118
119
      addi sp, sp, 4
120
      ## 該for迴圈的index+1
121
      addi t1,t1,1
122
      j OUTPUT_SIZE_col
123
124
      # KERNEL_SIZE_row for loop
125
      KERNEL_SIZE_row:
126
      bge t2,s5,return
127
      addi sp, sp, -4
128
      sw ra,0(sp)
129
      li t3,0
130
      jal KERNEL_SIZE_col
131
      lw ra,0(sp)
132
      addi sp, sp, 4
133
      addi t2,t2,1
      j KERNEL_SIZE_row
134
135
136
      ## KERNEL_SIZE_col for loop
137
      KERNEL_SIZE_col:
138
      bge t3,s5,return
139
      addi sp, sp, -4
140
      sw ra, 0(sp)
141
      li s8,0
142
      jal CHANNEL_SIZE
143
      lw ra, 0(sp)
144
      addi sp, sp, 4
145
      addi t3,t3,1
      j KERNEL_SIZE_col
146
147
148
      ## CHANNEL_SIZE for loop
149
150
      CHANNEL_SIZE:
151
      bge s8,s6,return
152
      addi sp,sp,-4
153
      sw ra, 0(sp)
      jal mult
154
155
      lw ra,0(sp)
156
      addi sp, sp, 4
157
      addi s8,s8,1
158
      j CHANNEL_SIZE
159
```

```
## calculate
160
161
      mult:
162
      ## ii = (m - kernel center)
163
      sub s9,t2,t5
164
      ## ii = i + (m - kernel_center)
165
      add s9,s9,t0
166
      # ii = i + (m - kernel_center) +1;
167
      addi s9,s9,1
168
169
      ## jj = (n - kernel_center)
170
      sub s10,t3,t5
171
      ## jj = j + (n - kernel_center)
172
      add s10,s10,t1
173
      ## jj = j + (n - kernel_center) +1;
174
      addi s10,s10,1
175
      ## P[i][j] += N[cc][ii][jj] * M[cc][m][n];
176
177
                   s11
178
      ## N[cc][ii][jj] = N長 * N寬 * cc + ii * N寬 + jj
179
      ## s11
                         s3
                                 s3
                                      s8
                                            s9
                                                 s3
                                                       s10
      mul t4,s3,s3
180
      mul t4, t4, s8
181
182
      mul s11,s9,s3
183
      add s11,s11,t4
      add s11,s11,s10
184
185
      add s11,s0,s11
186
      lb s11,0(s11)
187
188
      ## M[cc][m][n] = M長 * M寬 * cc + m * M寬 + n
      ## t6
                        s5
189
                              s5
                                    s8 t2 s5
                                                   t3
190
      mul t4,s5,s5
191
      mul t4,t4,s8
192
      mul t6, t2, s5
193
      add t6, t6, t4
194
      add t6, t6, t3
195
      add t6,s1,t6
196
      lb t6,0(t6)
197
198
      mul t4,s11,t6
199
200
      ## P[i][j] = P寬 * i + j
201
      ## s2
                         t0 t1
                   s4
202
      mul s7,s4,t0
203
      add s7,s7,t1
204
      add s7,s2,s7
205
      lb s11,0(s7)
      add s11,t4,s11
206
207
      sb s11,0(s7)
208
      ret
209
210
      return:
211
      ret
212
```

213 epilogue: 214 hcf 215 ## Terminate

Simulation Result

請複製上你在 Venus上的模擬結果 (screenshot), 驗證程式碼的正確性。

1 ## Your screenshot

0x100000c0	00	00	00	00
0x100000bc	00	00	00	00
0x100000b8	00	00	00	00
0x100000b4	66	78	00	00
0x100000b0	1e	30	42	54
0x100000ac	42	54	66	78
0x100000a8	66	78	1e	30
0x100000a4	1e	30	42	54
0x100000a0	42	54	66	78
0x1000009c	66	78	1e	30
0x10000098	1e	30	42	54
0x10000094	42	54	66	78
0x10000090	01	02	1e	30

- 1 訂正:在emulator上顯示out的結果
- 2 由於暫存器數量不多,無法將所有值顯現出來,
- 3 故在x19~x27放入memory的前幾個數值,
- 4 le 30 52 54 66 78 30 42....
- 5 會發現是循環的,如venus上所示

```
Reached Halt and Catch Fire instruction!
inst: 29042 pc: 484 src line: 223
x00:0x00000000 x01:0x000000ac x02:0x00010000 x03:0x00000000 x04:0x00000000 x05:0x00000006 x06:0x00000006 x07:0x00000003
x08:0x00008000 x09:0x00008080 x10:0x00000000 x11:0x00000000 x12:0x00000000 x13:0x00000000 x14:0x00000000 x15:0x00000000
x16:0x00000000 x17:0x00000000 x18:0x00008092 x19:0x0000001e x20:0x00000003 x21:0x000000042 x22:0x00000054 x23:0x00000066
x24:0x000000078 x25:0x00000001e x26:0x000000030 x27:0x000000042 x28:0x000000003 x29:0x000000000 x31:0x000000002
```

HW8-2 Conv2D Assembly Code Acceleration

Assembly Code - test_data_2.S

請放上你的程式碼並加上註解,讓TA明白你是如何完成的。

```
1
     .data
 2
     ## input data size = 2x8x8
 3
     input_data:
 4
     .byte 0 1 2 3 4 5 6 7
 5
     .byte 0 1 2 3 4 5 6 7
 6
     .byte 0 1 2 3 4 5 6 7
7
     .byte 0 1 2 3 4 5 6 7
8
     .byte 0 1 2 3 4 5 6 7
     .byte 0 1 2 3 4 5 6 7
10
     .byte 0 1 2 3 4 5 6 7
11
     .byte 0 1 2 3 4 5 6 7
12
13
     .byte 0 1 2 3 4 5 6 7
14
     .byte 0 1 2 3 4 5 6 7
15
     .byte 0 1 2 3 4 5 6 7
     .byte 0 1 2 3 4 5 6 7
16
17
     .byte 0 1 2 3 4 5 6 7
18
     .byte 0 1 2 3 4 5 6 7
     .byte 0 1 2 3 4 5 6 7
19
20
     .byte 0 1 2 3 4 5 6 7
21
22
     ## kernel size 2x3x3
23
     kernel_data:
24
     .byte 0 1 2
25
     .byte 0 1 2
26
     .byte 0 1 2
27
28
     .byte 0 1 2
29
     .byte 0 1 2
30
     .byte 0 1 2
31
32
     ## output data size 1x6x6
33
     output data:
34
     .byte 0 0 0 0 0 0 0 0
35
     .byte 0 0 0 0 0 0 0 0
36
     .byte 0 0 0 0 0 0 0 0
37
     .byte 0 0 0 0 0 0 0 0
     .byte 0 0 0 0 0 0 0 0
38
39
     .byte 0 0 0 0 0 0 0 0
40
41
     .text
42
     ## N -> matrix size CHANNEL_SIZE x INPUT_SIZE x INPUT_SIZE (input)
43
44
     ## M -> matrix size CHANNEL_SIZE x KERNEL_SIZE x KERNEL_SIZE (input)
45
     ## P -> matrix size CHANNEL SIZE x OUTPUT SIZE (output result)
46
47
     main:
48
     prologue:
49
     li sp,0x10000
50
     ## testing parameter//
     ## s0 -> base address of N
51
     ## s1 -> base address of M
52
     ## s2 -> base address of P
```

```
54
      la s0,input_data
 55
      la s1, kernel data
 56
      la s2,output_data
 57
 58
      ## s3 -> INPUT_SIZE
 59
      ## s4 -> OUTPUT SIZE
 60
      ## s5 -> KERNEL_SIZE
      ## s6 -> CHANNEL_SIZE
 61
 62
      li s3,8
 63
      li s4,6
      li s5,3
 64
 65
      li s6,2
 66
 67
      ## parameter initialize
 68
      ## s8 -> cc
 69
      ## t0 -> i
 70
      ## t1 -> j
      ## t2 -> m
 71
 72
      ## t3 -> n
 73
      li s8,0
 74
      li t0,0
 75
      li t1,0
 76
      li t2,0
 77
      li t3,0
 78
 79
      ## other 未用t5
 80
 81
      ## t4 -> N[index]
 82
      ## t6 -> M[index]
 83
      ## s7-> P[index]
 84
      ## s10 -> buffer
      ## s9 -> 8
 85
      li s7,0
 86
 87
      li s11,0
      li t6,0
 88
      li t4,0
 89
 90
      li s9,8
      li s10,0
 91
 92
93
      # loop_i for loop
 94
      loop_i:
95
      bge t0,s4,epilogue
96
      li t2,0
 97
      jal loop_m
98
      addi t0,t0,1
99
      j loop_i
100
101
      # loop_m for loop
102
      loop_m:
103
      bge t2,s5,return
104
      addi sp,sp,-4
105
      sw ra,0(sp)
```

106

li t3,0

```
107
      jal loop_n
108
      lw ra,0(sp)
109
      addi sp,sp,4
110
      addi t2,t2,1
111
      j loop_m
112
113
      ## loop_n for loop
114
      loop_n:
115
      bge t3,s5,return
116
      addi sp,sp,-4
117
      sw ra, 0(sp)
118
      li s8,0
119
      jal loop_cc
120
      lw ra, 0(sp)
121
      addi sp, sp, 4
122
      addi t3,t3,1
123
      j loop_n
124
125
126
      ## loop_cc for loop
127
      loop_cc:
128
      bge s8,s6,return
129
130
      ## N[cc][i+m][n+x] = N[cc][i+m][n開始](vec) = N長 * cc + (i+m) + n
      ## t4
131
                                                      s3
                                                           s8
                                                                   t0t2
                                                                        t3
      mul t4,s3,s8
132
133
      add t4,t4,t0
      add t4,t4,t2
134
135
      mul t4, t4, s9
136
      add t4,s0,t4
137
      add t4,t4,t3
138
      vle8.v v1,(t4),0
139
140
      ## M[cc][m][n] = M長 * M寬 * cc + m * M寬 + n
141
      ## t6
                        s5
                              s5
                                     s8
                                          t2 s5
                                                    t3
142
      mul s10, s5, s5
143
      mul s10, s10, s8
144
      mul t6,t2,s5
145
      add t6,t6,s10
146
      add s10,t6,t3
147
      add t6,s1,s10
148
      lb t6,0(t6)
149
150
      ## P += N * M
151
152
      vmul.vx v1,v1,t6,0
153
154
      ## P[i](vec) = i
155
      ## s7
                      t0
156
      mul s7,t0,s9
157
      add s7,s7,s2
158
      vle8.v v2,(s7),0
159
      vadd.vv v2,v1,v2,0
```

```
vse8.v v2,(s7),0
160
161
162
      ## cc++
      addi s8,s8,1
163
164
      j loop_cc
165
166
      return:
167
      ret
168
      epilogue:
169
170
      vle8.v v20,(s2),0
171
      addi s2,s2,8
      vle8.v v21,(s2),0
172
      addi s2,s2,8
173
      vle8.v v22,(s2),0
174
      addi s2,s2,8
175
      vle8.v v23,(s2),0
176
177
      addi s2,s2,8
      vle8.v v24,(s2),0
178
      addi s2,s2,8
179
180
      vle8.v v25,(s2),0
181
      addi s2,s2,8
182
      vle8.v v26,(s2),0
183
      addi s2,s2,-48
184
      hcf
185
      ## Terminate
```

Simulation Result

請複製上你在 Emulator上的模擬結果 (擷取 scalar register + vector register結果), 驗證程式碼的正確性。最後詳細說明所使用參數 & 寫回 vector register中的格式。

```
## Your simulation result & comment
2
    ## Please describe you store your output data in which register
3
4
    ## testing parameter
5
6
    s0 -> base address of N
7
    s1 -> base address of M
    s2 -> base address of P
9
10
    s3 -> INPUT_SIZE
    s4 -> OUTPUT_SIZE
11
12
    s5 -> KERNEL_SIZE
13
    s6 -> CHANNEL_SIZE
14
15
    s8 -> cc
16
    t0 -> i
17
    t1 -> j
18
    t2 -> m
19
    t3 -> n
20
21
    t4 -> N[index]
22
    t6 -> M[index]
23
    s7 -> P[index]
24
    s10 -> buffer
    s9 -> 8
25
26
27
    vector20~25存放的是output_data,即從s2的初始位址開始存,值得注意的是,
28
    由於output_data是6*6的矩陣,但一個vec會讀到8byte,
29
    所以會有2個byte是不用理的,即紅框外的數字,這裡只要關注紅框內的數值即可。
```

```
Reached Halt and Catch Fire instruction!
inst: 3450 pc: 408 src line: 184
x00:0x00000000 x01:0x0000000a8 x02:0x00010000 x03:0x00000000 x04:0x00000000 x05:0x00000000 x06:0x00000000 x07:0x00000003
x08:0x00008000 x09:0x00008080 x10:0x00000000 x11:0x000000000 x12:0x000000000 x13:0x00000000 x14:0x00000000 x15:0x00000000
x16:0x00000000 x17:0x00000000 x18:0x00008092 x19:0x00000008 x20:0x00000006 x21:0x00000003 x22:0x00000002 x23:0x000080ba
x24:0x00000002 x25:0x00000008 x26:0x00000001 x27:0x000000000 x28:0x00000003 x29:0x0000807a x30:0x000000000 x31:0x000000002
Vector register
Vector register 9
Vector register 10
                /ector register
/ector register
                     Vector register 16 :
Vector register 17 :
                     vector register
/ector register
                     /ector register
```

Comparison between Scalar & Vector Operation

比較一下所完成的兩組 Assembly code, 所使用的 instruction數量各為多少。

```
1 ## Your comparison result & comment
```

2 指令數:

3 hw8-1:29033

4 hw8-2:3450

3450 pc:

5 ▼ 透過SIMD,整體減少了將近10倍的指令數量,差非常多!

408 src line: 184

hw8-1

```
Reached Halt and Catch Fire instruction!
inst: 29033 pc: 448 src line: 214
hw8-2
Reached Halt and Catch Fire instruction!
```

HW8-3 Single Cycle CPU with Vector Extension

Scala Code

請放上你的程式碼並加上註解·讓 TA明白你是如何完成的。除了下方兩個 Module外同學應該還有新增的部分 (e.g., DataMem), 這些部分先不用放上來, 在更改作業時 TA會直接利用 Gitlab查看。

• Vector_ALU.scala

```
1
     // Create a module for vector reg arithmetic
 2
     package aias lab8. Single Cycle. Datapath
 3
 4
     import chisel3._
 5
     import chisel3.util.
 6
 7
     object vector_ALU_op{
 8
         val VADD VV = 0.U
9
             val VMUL_VX = 1.U
10
     }
11
     import vector_ALU_op._
12
13
14
15
16
     class VECTOR ALUIO extends Bundle{
17
                           = Input(UInt(64.W))
       val vector_src1
                          = Input(UInt(64.W))
18
       val vector_src2
       val vector ALUSel = Input(UInt(4.W))
19
20
       val vector out
                         = Output(UInt(64.W))
21
     }
22
23
     class Vector_ALU extends Module{
24
       val io = IO(new VECTOR_ALUIO)
25
26
       val wire_set = Wire(Vec(8,UInt(8.W)))
27
       //Default Value of wire_set
28
29
       wire_set.foreach{wire=>
         wire := 0.U
30
31
       }
32
       printf("io.vector_ALUSel = %x\n",io.vector_ALUSel)
33
       switch(io.vector_ALUSel){
34
35
         // Improved version
         is(VADD VV){
36
37
           //choise 1
38
           //wire_set(0) := io.vector_src1(7,0) + io.vector_src2(7,0)
39
           //wire set(1) := io.vector src1(15,8) + io.vector src2(15,8)
40
           //wire_set(2) := io.vector_src1(23,16) + io.vector_src2(23,16)
41
           //wire_set(3) := io.vector_src1(31,24) + io.vector_src2(31,24)
42
           //wire set(4) := io.vector src1(39,32) + io.vector src2(39,32)
43
           //wire_set(5) := io.vector_src1(47,40) + io.vector_src2(47,40)
44
           //wire_set(6) := io.vector_src1(55,48) + io.vector_src2(55,48)
45
           //wire set(7) := io.vector src1(63,56) + io.vector src2(63,56)
46
47
48
           //choise 2
          //64bit = 8個8bit的elem
49
50
           val src1 unit = io.vector src1.asTypeOf(Vec(8,UInt(8.W)))
51
           val src2_unit = io.vector_src2.asTypeOf(Vec(8,UInt(8.W)))
52
53
           wire set.zip(src1 unit zip src2 unit).map{
```

```
54
                     case(wire,(src1,src2)) => wire := src1 + src2
55
56
           }
57
         }
58
59
         is(VMUL_VX){
60
           val src1_unit = io.vector_src1.asTypeOf(Vec(8,UInt(8.W)))
61
           val src2_unit = io.vector_src2.asTypeOf(Vec(8,UInt(8.W)))
62
           wire_set.zip(src1_unit zip src2_unit).map{
                     case(wire,(src1,src2)) => wire := src1 * src2
63
64
           }
65
         }
66
67
       }
68
69
       //test
70
       //val out = io.vector_src1 * io.vector_src2
71
       //printf("out = %x\n",out)
72
73
       io.vector_out := wire_set.asUInt
74
       //printf("vout = %x\n",io.vector_out)
75
76
     }
77
```

• Vector_RegFile.scala

```
1
     package aias_lab8.Single_Cycle.Datapath
 2
 3
     import chisel3._
     import chisel3.stage.ChiselStage
4
 5
6
7
     class Vector_RegFile(readPorts:Int) extends Module {
8
        val io
                 = IO(new Bundle{
9
        val vector_wen
                       = Input(Bool())
        val vector waddr = Input(UInt(5.W))
10
        val vector_wdata = Input(UInt(64.W))
11
        val vector_raddr = Input(Vec(readPorts, UInt(5.W)))
12
13
        val vector_rdata = Output(Vec(readPorts, UInt(64.W)))
        val vector_regs = Output(Vec(32,UInt(64.W)))
14
15
      })
16
17
       // 32 * 64 RegFile
18
       val init_value = Seq.fill(32)(0.U(64.W))
19
       //for Lab8 vadd_vv demonstration
20
21
       //val init_value = Seq(0.U(64.W)) ++ Seq("h0001020304050607".U(64.W),"h0001020
22
23
       val vector_regs = RegInit(VecInit(init_value))
24
25
26
       27
       //Read
28
       (io.vector_rdata.zip(io.vector_raddr)).map{case(data,addr)=>data:=vector_regs(
29
30
       //Write
31
       when(io.vector_wen) {vector_regs(io.vector_waddr) := io.vector_wdata}
       vector_regs(0) := 0.U(64.W)
32
33
34
       io.vector_regs := vector_regs
35
     }
```

Simulation Result

請複製上你在使用 Chisel完成的 CPU模擬結果 (擷取 scalar register + vector register結果), 確認和 Emulator的輸出相同。

1 ## Your simulation result & comment

CPU模擬

Emulator模擬

```
Reached Halt and inst: 3450 pc:
                 and Catch Fire instructions: 408 src line: 184
 (00:0x00000000 x01:0x00000008 x02:0x00010000 x03:0x00000000 x04:0x00000000 x05:0x00000006 x06:0x00000000 x07:0x000000003
x08:0x00008000 x09:0x00008080 x10:0x00000000 x11:0x000000000 x12:0x00000000 x13:0x00000000 x14:0x00000000 x15:0x00000000 x16:0x000000000 x17:0x000000000 x18:0x00008092 x19:0x00000008 x20:0x00000006 x21:0x00000003 x22:0x00000002 x23:0x000080ba x24:0x00000002 x25:0x00000008 x26:0x00000011 x27:0x000000000 x28:0x00000003 x29:0x0000807a x30:0x000000000 x31:0x000000002
vector register 0 : 000000000000000000
Vector register 1 : 0x02000e0c0a080604
Vector register 2 : 0x0c2a78665442301e
Vector register 3 : 000000000000000000
vector register 15
                            000000000000000000
                            /ector register
 ector register 17/
vector register 20
                            0x0c2a78665442301e
Vector register 21 : 0x0c2a78665442301e

Vector register 22 : 0x0c2a78665442301e

Vector register 23 : 0x0c2a78665442301e

Vector register 24 : 0x0c2a78665442301e

Vector register 25 : 0x0c2a78665442301e
Tache read 0/0 Cache write 0/0
Cache flush words: 0
 xecution done!
 ranslation done!
```