

# <n26112437>\_<劉兆軒> AIAS 2022 Lab 5 HW Submission

---

- <n26112437>\_<劉兆軒> AIAS 2022 Lab 5 HW Submission
  - 注意事項
  - Gitlab 連結
  - Hw5-1 Mix Adder
    - Scala Code
    - Test Result
  - Hw5-2 Add-Suber
    - Scala Code
    - Test Result
  - Hw5-3 Booth Multiplier
    - Scala Code
    - Test Result
  - Hw5-4 Datapath Implementation for (3、4、7)
    - PC
    - Decoder
    - Test Result
    - BranchComp
  - Hw5-4 Datapath Implementation for (1、2、6、8、9)
    - InstMem\_wc.txt
    - Scala Code
    - Test Result
  - 文件中的問答題
  - 意見回饋和心得(可填可不填)

## 注意事項

---

1. 請不要用這份template 交作業, 建立一個新的codimd 檔案, 然後copy & paste 這個 template 到你創建的文件做修改。
2. 在上面的title修改你的學號與姓名, 避免TA修改作業時把檔案跟人弄錯。
  - Ex: E24062133\_徐韋凱 AIAS 2022 Lab5 HW Submission
3. 在Playlab 作業中心繳交作業時, 請用你創建的檔案鏈結繳交, 其他相關的資料與鏈結請依照 Template 規定的格式記載於codimd 上。

## Gitlab 連結

---

Please paste the link to your private Gitlab repository for this homework submission here.

- Gitlab link (<https://playlab.computing.ncku.edu.tw:4001/kevin1217/Lab05>) <- 將連結填入括號中。

## Hw5-1 Mix Adder

---

### Scala Code

請放上你的程式碼並加上註解(中英文不限)，讓 TA明白你是如何完成的。

```

1  ## scala code & comment
2  ## make sure you have pass the MixAdderTest.scala
3  package aias_lab5.Hw1
4
5  import chisel3._
6  import aias_lab5.Lab._
7
8  class MixAdder (n:Int) extends Module{
9      val io = IO(new Bundle{
10          val Cin = Input(UInt(1.W))
11          val in1 = Input(UInt((4*n).W))
12          val in2 = Input(UInt((4*n).W))
13          val Sum = Output(UInt((4*n).W))
14          val Cout = Output(UInt(1.W))
15      })
16
17      //please implement your code below
18
19      val CLA_Array = Array.fill(n)(Module(new CLAdder()).io)
20      val carry = Wire(Vec(n+1, UInt(1.W)))
21      val sum = Wire(Vec(n, UInt(4.W)))
22      //val sum    = Wire(Vec(n, Bool()))
23
24      carry(0) := io.Cin
25      //對應adder的輸入輸出
26      for (i <- 0 until n) {
27          //FA:CLA的
28          CLA_Array(i).in1 := io.in1(4*i+3,4*i)
29          CLA_Array(i).in2 := io.in2(4*i+3,4*i)
30          CLA_Array(i).Cin := carry(i)
31          //wire的
32          carry(i+1) := CLA_Array(i).Cout
33          sum(i) := CLA_Array(i).Sum
34      }
35      //io的
36      io.Sum := sum.asUInt
37      io.Cout := carry(n)
38
39      //io.Sum := 0.U
40      //io.Cout := 0.U
41  }

```

## Test Result

```

Elaborating design...
Done elaborating.
[info] [0.003] SEED 1680531725197
[info] [0.088] MixAdder test completed!!!!
test MixAdder Success: 1000 tests passed in 1005 cycles in 0.118840 seconds 8456.76 Hz
[info] [0.089] RAN 1000 CYCLES PASSED

```

# Hw5-2 Add-Suber

## Scala Code

請放上你的程式碼並加上註解(中英文不限)，讓 TA明白你是如何完成的。

```

1  ## scala code & comment
2  ## make sure you have pass the MixAdderTest.scala
3      package aias_lab5.Hw2
4
5  import chisel3._
6  import chisel3.util._
7  import aias_lab5.Lab._
8
9  class Add_Suber extends Module{
10      val io = IO(new Bundle{
11          val in_1 = Input(UInt(4.W))
12          val in_2 = Input(UInt(4.W))
13          val op = Input(Bool()) // 0:ADD 1:SUB
14          val out = Output(UInt(4.W))
15          val o_f = Output(Bool())
16      })
17
18      //please implement your code below
19      //這個array存了n個fulladder
20      val FA_Array = Array.fill(4)(Module(new FullAdder()).io)
21      val carry = Wire(Vec(5, Bool()))
22      val sum = Wire(Vec(4, Bool()))
23      carry(0) := io.op
24
25      for (i <- 0 until 4) {
26          FA_Array(i).A := io.in_1(i)
27          FA_Array(i).B := carry(0)^io.in_2(i)
28          FA_Array(i).Cin := carry(i)
29          carry(i+1) := FA_Array(i).Cout
30          sum(i) := FA_Array(i).Sum
31      }
32
33      io.out := sum.asUInt
34      io.o_f := sum(3)^carry(4)
35  }
36

```

## Test Result

```

Elaborating design...
Done elaborating.
[info] [0.004] SEED 1680531895784
[info] [0.045] Add_Suber test completed!!!
test Add_Suber Success: 128 tests passed in 517 cycles in 0.073242 seconds 7058.80 Hz
[info] [0.046] RAN 512 CYCLES PASSED

```

# Hw5-3 Booth Multiplier

---

## Scala Code

請放上你的程式碼並加上註解(中英文不限)，讓 TA明白你是如何完成的。

```

1  ## scala code & comment
2  ## make sure you have pass the Booth_MulTest.scala
3      package aias_lab5.Hw3
4
5  import chisel3._
6  import chisel3.util._
7  import scala.annotation.switch
8
9  //-----Radix 4-----
10 class Booth_Mul(width:Int) extends Module {
11     val io = IO(new Bundle{
12         val in1 = Input(UInt(width.W))      //Multiplicand 上
13         val in2 = Input(UInt(width.W))      //Multiplier 下
14         val out = Output(UInt((2*width).W)) //product
15     })
16     //please implement your code below
17     val partial = Wire(Vec(8, SInt((2*width+1).W)))
18     val multiplier= Wire(SInt((width+1).W))
19     val multiplicand= Wire(SInt((2*width).W))
20     val n_multiplicand= Wire(SInt((2*width).W))
21     val product = Wire(SInt((2*width+1).W))
22
23
24     multiplicand := (io.in1.asSInt)
25     n_multiplicand := (((~(io.in1.asSInt))+1.S).asSInt).asSInt
26     multiplier := Cat(io.in2,0.U).asSInt
27     //operation
28     //每次shift2 · 16bit共8次
29     for (i <- 0 until (width/2)) {
30         partial(i) := MuxLookup(multiplier(2*i+2,2*i),0.S,Seq(
31             "b000".U -> 0.S, //0
32             "b001".U -> multiplicand, //1
33             "b010".U -> multiplicand, //1
34             "b011".U -> (multiplicand + multiplicand), //2
35             "b100".U -> (n_multiplicand + n_multiplicand), //-2
36             "b101".U -> n_multiplicand, //-1
37             "b110".U -> n_multiplicand, //-1
38             "b111".U -> 0.S //0
39         ))
40     }
41     //partial product
42     product := (partial(0)<<0) + (partial(1)<<2) + (partial(2)<<4) + (partial(3)<<
43
44     //Sign_extend , Shift
45     io.out := product(2*width,0).asUInt
46 }
47

```

## Test Result

```
Elaborating design...
Done elaborating.
[info] [0.003] SEED 1680531975210
[info] [0.014] Booth_Mul test completed!!!!
test Booth_Mul Success: 0 tests passed in 30 cycles in 0.040773 seconds 735.79 Hz
[info] [0.015] RAN 25 CYCLES PASSED
```

## Hw5-4 Datapath Implementation for (3、4、7)

### PC

#### Scala Code

請放上你的程式碼並加上註解(中英文不限)，讓 TA明白你是如何完成的。

```
1  ## scala code & comment
2  ## make sure you have pass the PCTest.scala
3  package aias_lab5.Hw4
4
5  import chisel3._
6  import chisel3.util._
7
8  class PC extends Module {
9      val io = IO(new Bundle{
10          val brtaken = Input(Bool())
11          val jmptaken = Input(Bool())
12          val offset = Input(UInt(32.W))
13          val pc = Output(UInt(32.W))
14      })
15
16      val pcReg = RegInit(0.U(32.W))
17      //pcReg := pcReg + 4.U
18      when(io.brtaken){
19          pcReg := ((io.offset>>2.U)<<2.U)
20      }.elsewhen(io.jmptaken){
21          pcReg := ((io.offset>>2.U)<<2.U)
22      }.otherwise{
23          pcReg := pcReg + 4.U
24      }
25      io.pc := pcReg
26  }
27
28
```

### Test Result

```
Elaborating design...  
Done elaborating.  
[info] [0.004] SEED 1680532539700  
[info] [0.011] PC test completed!!!!  
test PC Success: 4 tests passed in 17 cycles in 0.040168 seconds 423.22 Hz  
[info] [0.012] RAN 12 CYCLES PASSED
```

## Decoder

### Scala Code

請放上你的程式碼並加上註解(中英文不限)，讓 TA明白你是如何完成的。





```
1  ## scala code & comment
2  ## make sure your have pass the DecoderTest.scala
3  package aias_lab5.Hw4
4
5  import chisel3._
6  import chisel3.util._
7
8  object opcode_map {
9      val LOAD      = "b0000011".U
10     val STORE     = "b0100011".U
11     val BRANCH    = "b1100011".U
12     val JALR      = "b1100111".U
13     val JAL       = "b1101111".U
14     val OP_IMM    = "b0010011".U
15     val OP        = "b0110011".U
16     val AUIPC     = "b0010111".U
17     val LUI       = "b0110111".U
18 }
19
20 import opcode_map._
21
22 class Decoder extends Module{
23     val io = IO(new Bundle{
24         val inst = Input(UInt(32.W))
25
26         //Please fill in the blanks by yourself
27         val funct3 = Output(UInt(3.W))
28         val funct7 = Output(UInt(7.W))
29         val rs1 = Output(UInt(5.W))
30         val rs2 = Output(UInt(5.W))
31         val rd = Output(UInt(5.W))
32         val opcode = Output(UInt(7.W))
33         val imm = Output(SInt(32.W))
34
35         val ctrl_RegWEn = Output(Bool()) // for Reg write back
36         val ctrl_ASel = Output(Bool()) // for alu src1
37         val ctrl_BSel = Output(Bool()) // for alu src2
38         val ctrl_Br = Output(Bool()) // for branch inst.
39         val ctrl_Jmp = Output(Bool()) // for jump inst.
40         val ctrl_Lui = Output(Bool()) // for lui inst.
41         val ctrl_MemRW = Output(Bool()) // for L/S inst
42         val ctrl_WBSel = Output(Bool())
43     })
44
45     //Please fill in the blanks by yourself
46     io.funct3 := io.inst(14,12)
47     io.funct7 := io.inst(31,25)
48     io.rs1 := io.inst(19,15)
49     io.rs2 := io.inst(24,20)
50     io.rd := io.inst(11,7)
51     io.opcode := io.inst(6,0)
52
53     //ImmGen
```

```

54     io.imm := MuxLookup(io.opcode,0.S,Seq(
55         //R-type
56         //Please fill in the blanks by yourself
57
58         //I-type
59         OP_IMM -> io.inst(31,20).asSInt,
60         //Please fill in the blanks by yourself
61         JALR -> io.inst(31,20).asSInt,
62         LOAD -> io.inst(31,20).asSInt,
63
64         //B-type
65         //Please fill in the blanks by yourself
66         BRANCH -> Cat(io.inst(31),io.inst(7),io.inst(30,25),io.inst(11,8),0.U).a
67
68         //S-type
69         //Please fill in the blanks by yourself
70         STORE -> Cat(io.inst(31,25),io.inst(11,7)).asSInt,
71
72         //U-type
73         //Please fill in the blanks by yourself
74         LUI -> (io.inst(31,12)<<12.U).asSInt,
75         AUIPC -> (io.inst(31,12).asSInt<<12.U).asSInt,
76
77         //J-type
78         //Please fill in the blanks by yourself
79         JAL -> Cat(io.inst(31),io.inst(19,12),io.inst(20),io.inst(30,21),
80     ))
81
82     //Controller
83     io.ctrl_RegWEn := Mux(io.opcode===OP,true.B,false.B)
84     io.ctrl_ASel := Mux(io.opcode===BRANCH|| io.opcode===JAL,true.B,false.B)
85     io.ctrl_BSel := Mux(io.opcode===OP,false.B,true.B)
86     io.ctrl_Br := Mux(io.opcode===BRANCH,true.B,false.B)
87     io.ctrl_Jmp := Mux(io.opcode===JAL||io.opcode===JALR,true.B,false.B)
88     io.ctrl_Lui := Mux(io.opcode===LUI,true.B,false.B)
89     io.ctrl_MemRW := Mux(io.opcode===STORE,true.B,false.B)
90     io.ctrl_WBSel := Mux(io.opcode===LOAD,false.B,true.B)
91
92     //true: from alu , false: from dm , another source?
93 }
94

```

## Test Result

```

Elaborating design...
Done elaborating.
[info] [0.004] SEED 1680532345861
[info] [0.031] Decoder test completed!!!!
test Decoder Success: 180 tests passed in 185 cycles in 0.058090 seconds 3184.69 Hz
[info] [0.032] RAN 180 CYCLES PASSED

```

# BranchComp

## Scala Code

請放上你的程式碼並加上註解(中英文不限)，讓 TA明白你是如何完成的。

```
1  ## scala code & comment
2  ## make sure you have pass the BranchCompTest.scala
3  package aias_lab5.Hw4
4
5  import chisel3._
6  import chisel3.util._
7
8  object condition{
9      val EQ = "b000".U
10     val NE = "b001".U
11     val LT = "b100".U
12     val GE = "b101".U
13     val LTU = "b110".U
14     val GEU = "b111".U
15 }
16
17 import condition._
18
19 class BranchComp extends Module{
20     val io = IO(new Bundle{
21         val en = Input(Bool())
22         val funct3 = Input(UInt(3.W))
23         val src1 = Input(UInt(32.W))
24         val src2 = Input(UInt(32.W))
25
26         val brtaken = Output(Bool()) //for pc.io.brtaken
27     })
28
29     //please implement your code below
30     io.brtaken := false.B
31     when(io.en){
32         io.brtaken := MuxLookup(io.funct3,0.U,Seq(
33             EQ -> (io.src1 === io.src2),
34             NE -> (io.src1 != io.src2),
35             LT -> (io.src1.asSInt < io.src2.asSInt),
36             GE -> (io.src1.asSInt >= io.src2.asSInt),
37             LTU -> (io.src1 < io.src2),
38             GEU -> (io.src1 >= io.src2),
39         ))
40     }
41 }
```

## Test Result

```
Elaborating design...
Done elaborating.
[info] [0.004] SEED 1680532478387
[info] [0.025] BranchComp test completed!!!!
test BranchComp Success: 140 tests passed in 145 cycles in 0.049936 seconds 2903.74 Hz
[info] [0.026] RAN 140 CYCLES PASSED
```

## Hw5-4 Datapath Implementation for (1、2、6、8、9)

### InstMem\_wc.txt

請同學放上自行準備的測資，需含有(R、I、S、B、J type測資)

```
1 //assembly code
2 addi x2 x2 -1
3 slli x0 x4 1
4 add x1 x2 x1
5 sub x1 x6 x1
6 lb x1 x0 0
7 lh x1 x0 1
8 beq x1 x1 8
9 blt x1 x2 4
10 jal x0 12
11 jalr x1 x6 9
12 sb x1 x2 2
13 sh x1 x2 4
14
15 //machine code
16 111111111111000100000000100010011
17 000000000000100100001000000010011
18 0000000000001000001000000010110011
19 0100000000001001100000000000110011
20 0000000000000000000000000010000011
21 00000000000010000000001000010000011
22 000000000000100001000010001100011
23 0000000000001000001100001001100011
24 0000000001100000000000000001101111
25 000000000100100110000000011100111
26 000000000000100010000000100100011
27 000000000000100010001001000100011
```

### Scala Code

請放上你的程式碼並加上註解(中英文不限)，讓 TA明白你是如何完成的。

- top



```
1  ## scala code & comment
2  ## make sure you have confirm the correctness of every type of instructions by y
3  package aias_lab5.Hw4
4
5  import chisel3._
6  import chisel3.util._
7
8  class top extends Module {
9      val io = IO(new Bundle{
10         val pc_out = Output(UInt(32.W))
11         val alu_out = Output(UInt(32.W))
12         val rf_wdata_out = Output(UInt(32.W))
13         val brtaken_out = Output(Bool())
14         val jmtaken_out = Output(Bool())
15         val dm_rdata_out = Output(SInt(32.W))
16         val dm_wdata_out = Output(UInt(32.W))
17     })
18
19     val pc = Module(new PC())
20     val im = Module(new InstMem())
21     val dc = Module(new Decoder())
22     val rf = Module(new RegFile(2))
23     val alu = Module(new ALU())
24     val bc = Module(new BranchComp())
25     val dm = Module(new DataMem())
26
27     //PC
28     pc.io.jmtaken := false.B // Don't modify //dc.io.ctrl_Jmp
29     pc.io.brtaken := false.B // Don't modify //dc.io.ctrl_Br
30     pc.io.offset := 0.U // Don't modify //dc.io.imm.asUInt
31
32     //Insruction Memory
33     im.io.raddr := pc.io.pc
34
35     //Decoder
36     dc.io.inst := im.io.rdata
37
38     //RegFile
39     rf.io.raddr(0) := dc.io.rs1
40     rf.io.raddr(1) := dc.io.rs2
41     rf.io.wdata := Mux(dc.io.ctrl_WBSel, Mux(dc.io.opcode=="b1101111".U | dc.io.c
42     rf.io.waddr := 0.U // Don't modify
43     rf.io.wen := false.B // Don't modify
44
45     //ALU
46     val rdata_or_zero = WireDefault(0.U(32.W))
47     alu.io.src1 := Mux(dc.io.ctrl_ASel, pc.io.pc, rf.io.rdata(0))
48     alu.io.src2 := Mux(dc.io.ctrl_BSel
49         , Mux(dc.io.ctrl_Br
50         , Mux(bc.io.brtaken, dc.io.imm.asUInt, 0.U)
51         , dc.io.imm.asUInt)
52         , rf.io.rdata(1))
53
```

```

54     alu.io.funct3 := dc.io.funct3
55     alu.io.funct7 := dc.io.funct7
56     alu.io.opcode := dc.io.opcode
57
58     //Data Memory
59     dm.io.funct3 := dc.io.funct3
60     dm.io.raddr := alu.io.out
61     dm.io.wen    := dc.io.ctrl_MemRW
62     dm.io.waddr := alu.io.out
63     dm.io.wdata := rf.io.rdata(1)
64
65     //Branch Comparator
66     bc.io.en := dc.io.ctrl_Br // need to be changed
67     bc.io.funct3 := dc.io.funct3
68     bc.io.src1 := rf.io.rdata(0)
69     bc.io.src2 := rf.io.rdata(1)
70
71
72     //Check Ports
73     io.pc_out := pc.io.pc
74     io.alu_out := alu.io.out
75     io.rf_wdata_out := rf.io.wdata
76     io.br_taken_out := bc.io.br_taken
77     io.jmp_taken_out := dc.io.ctrl_Jmp//false.B // need to be changed
78     io.dm_rdata_out := dm.io.rdata
79     io.dm_wdata_out := dm.io.wdata
80 }

```

## Test Result

請仿效文件上的截圖，放上各個type的指令驗證結果(每種type至少兩個，且與測資呼應。)

- R-type

```

[info] [0.013] Inst:add x1 x2 x1
[info] [0.014] PC:8
[info] [0.014] ALU out:3
[info] [0.014] WBdata:3
[info] [0.014] Br taken:0
[info] [0.014] Jmp taken:0
[info] [0.015] =====
[info] [0.015] Inst:sub x1 x6 x1
[info] [0.016] PC:12
[info] [0.016] ALU out:5
[info] [0.016] WBdata:5
[info] [0.016] Br taken:0
[info] [0.016] Jmp taken:0
[info] [0.016] =====

```



- I-type

```
[info] [0.007] Inst:addi x2 x2 -1
[info] [0.010] PC:0
[info] [0.011] ALU out:1
[info] [0.011] WBdata:1
[info] [0.011] Br taken:0
[info] [0.011] Jmp taken:0
[info] [0.011] =====
[info] [0.012] Inst:slli x0 x4 1
[info] [0.012] PC:4
[info] [0.012] ALU out:8
[info] [0.013] WBdata:8
[info] [0.013] Br taken:0
[info] [0.013] Jmp taken:0
[info] [0.013] =====
```

- S-type

```
[info] [0.025] Inst:sb x1 x2 2
[info] [0.025] PC:40
[info] [0.026] ALU out:4
[info] [0.026] WBdata:4
[info] [0.026] Br taken:0
[info] [0.026] Jmp taken:0
[info] [0.026] =====
[info] [0.027] Inst:sh x1 x2 4
[info] [0.027] PC:44
[info] [0.027] ALU out:6
[info] [0.027] WBdata:6
[info] [0.028] Br taken:0
[info] [0.028] Jmp taken:0
```

- B-type

```
[info] [0.021] Inst:beq x1 x1 8
[info] [0.022] PC:24
[info] [0.022] ALU out:32
[info] [0.022] WBdata:32
[info] [0.022] Br taken:1
[info] [0.022] Jmp taken:0
[info] [0.023] =====
[info] [0.023] Inst:blt x1 x2 4
[info] [0.024] PC:28
[info] [0.024] ALU out:32
[info] [0.024] WBdata:32
[info] [0.024] Br taken:1
[info] [0.024] Jmp taken:0
```

- J-type

```
[info] [0.025] Inst:jal x0 12
[info] [0.025] PC:32
[info] [0.026] ALU out:44
[info] [0.026] WBdata:36
[info] [0.026] Br taken:0
[info] [0.026] Jmp taken:1
[info] [0.026] =====
[info] [0.027] Inst:jalr x1 x6 9
[info] [0.028] PC:36
[info] [0.028] ALU out:15
[info] [0.028] WBdata:40
[info] [0.028] Br taken:0
[info] [0.028] Jmp taken:1
[info] [0.028] =====
```

## 文件中的問答題

---

- Q1:哪兩種type的指令需要仰賴ALU最多的功能呢？對於其他type的指令而言，ALU的功能是？
  - Ans1:R type和I type指令需要ALU最多功能，而其餘指令都只要ALU的相加功能而已。
- Q2:Branch情況發生時，**pc+offset**會從哪裡傳回pc呢？Beq x0 x0 imm 可以完全取代 jal x0 imm嗎？如果不行，為什麼？
  - Ans2:從alu.io.out回傳到PC；不行，因為jal可以跳更遠，beq有些地方跳不到。
- Q3:假設我用int存取src1和src2，由於int是signed的方式存取，比大小 $(-1 < 3)$ 自然能夠成立。有沒有什麼方式是**不需透過轉換Dtype**，就能夠實現Unsigned的比較方式呢？比如說，該如何驗證BGEU呢？(可以用pseudo code或者你認為你能表達清楚你的想法，用文字呈現也行。)
  - Ans3:若先比較src1和src2的最高位找正負數，若不同則最高位為1的大於最高位為0的；若相同則分成最高位為1(正數)，後面數值越大表示整體值越大；最高位為0(負數)，後面數值越大表示整體值越小。

## 意見回饋和心得(可填可不填)

---

好難哦，希望後面lab手下留情。