A Papilio Pro FPGA board-based 16 channel, 32-bit simple LVTTL scaler
Written in VHDL, tested under Xilinx ISE 14.7
Scaler = pulse counter
Simple scaler means there are no options -- 1 second count rate and that's it.
klauer/simple_scaler
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|