


## CMOS BCD-to-Seven-Segment Latch/Decoder/Driver For Liquid-Crystal Displays

High-Voltage Types (20-Volt Rating)

### Features:

- Display blanking of all illegal input combinations
- Latch storage of code
- Capability of driving two low power TTL loads, two HTL loads, or one low power Schottky load over the full rated-temperature range
- Pin-for-pin replacement for the CD4056B (with pin 7 tied to V<sub>SS</sub>)
- Direct LED driving capability



■ CD4543B is a BCD-to-seven segment latch/decoder/driver designed primarily for liquid-crystal display (LCD) applications. It is also capable of driving light emitting diode (LED), incandescent, gas-discharge, and fluorescent displays. This device is functionally similar to and serves as direct replacement for the CD4056B when pin 7 is connected to V<sub>SS</sub>. It differs from the CD4056B in that it has a display blanking capability instead of a level-shifting function and requires only one power supply. When the CD4056B is used in the level shifting mode, two power supplies are required. When the CD4543B is used for LCD applications, a square wave must be applied to the PHASE input and the backplane of the LCD device. For LED applications a logic 0 is required at the PHASE input for common-cathode devices; a logic 1 is required for common-anode devices (see truth table).

The CD4543B is supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

- 100% tested for quiescent current at 20 V
- Maximum input current of 1  $\mu$ A at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range)= 1 V at V<sub>DD</sub>=5 V  
2 V at V<sub>DD</sub>=10 V  
2.5 V at V<sub>DD</sub>=15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

### Applications:

- Instrument display driver
- Dashboard display driver
- Computer/calculator display driver
- Timing device driver (clocks, watches, timers)

### MAXIMUM RATINGS, Absolute-Maximum Values:

#### DC SUPPLY-VOLTAGE RANGE, (V<sub>DD</sub>)

Voltages referenced to V<sub>SS</sub> Terminal) ..... -0.5V to +20V

INPUT VOLTAGE RANGE, ALL INPUTS ..... -0.5V to V<sub>DD</sub> +0.5V

DC INPUT CURRENT, ANY ONE INPUT ..... ±10mA

#### POWER DISSIPATION PER PACKAGE (P<sub>D</sub>):

For T<sub>A</sub> = -55°C to +100°C ..... 500mW

For T<sub>A</sub> = +100°C to +125°C ..... Derate Linearity at 12mW/°C to 200mW

#### DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR T<sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) ..... 100mW

OPERATING-TEMPERATURE RANGE (T<sub>A</sub>) ..... -55°C to +125°C

STORAGE TEMPERATURE RANGE (T<sub>stg</sub>) ..... -65°C to +150°C

#### LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max ..... +265°C

## CD4543B Types




Fig. 1 - BCD-to-seven-segment latch/decoder/driver CD4543B logic circuit diagram.

### RECOMMENDED OPERATING CONDITIONS at $T_A=25^\circ\text{C}$ , Unless Otherwise Specified

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	$V_{DD}$ (V)	LIMITS		UNITS
		MIN.	TYP.	
Supply-Voltage Range (For $T_A=\text{Full Package-Temperature Range}$ )	—	3	18	V
Latch Disable Pulse Width	5	250	125	ns
	10	100	50	
	15	80	40	
Minimum Data Setup Time	5	60	15	ns
	10	20	-5	
	15	10	-5	
Minimum Data Hold Time	5	25	-5	
	10	20	10	
	15	20	10	

## CD4543B Types

### STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)								UNITS
	$V_O$ (V)	$V_{IN}$ (V)	$V_{DD}$ (V)	-55	-40	+85	+125	+25				
Quiescent Device Current Max.	—	0,5	5	5	5	150	150	Min.	Typ.	Max.	—	μA
Output Low (Sink) Current Min.	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	—	—	mA
	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	—	—	mA
	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	—	—	mA
Output High (Source) Current Min.	4.6	0,5	5	-0.46	-0.44	-0.30	-0.26	-0.37	-0.75	—	—	mA
	2.5	0,5	5	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	—	—	mA
	9.5	0,10	10	-0.98	-0.92	-0.68	-0.55	-0.8	-1.6	—	—	mA
	13.5	0,15	15	-3.33	-3.18	-2.2	-1.9	-2.7	-5.4	—	—	mA
Output Voltage: Low-Level Max.	—	0,5	5	0.05					—	0	0.05	V
	—	0,10	10	0.05					—	0	0.05	V
	—	0,15	15	0.05					—	0	0.05	V
Output Voltage: High-Level Min.	—	0,5	5	4.95					4.95	5	—	V
	—	0,10	10	9.95					9.95	10	—	V
	—	0,15	15	14.95					14.95	15	—	V
Input Low Voltage Max.	0.5, 4.5	—	5	1.5					—	—	1.5	V
	1, 9	—	10	3					—	—	3	V
	1.5, 13.5	—	15	4					—	—	4	V
Input High Voltage Min.	0.5, 4.5	—	5	3.5					3.5	—	—	V
	1, 9	—	10	7					7	—	—	V
	1.5, 13.5	—	15	11					11	—	—	V
Input Current Max.	I <sub>IN</sub>	—	0,18	18	±0.1	±0.1	±1	±1	—	±10 <sup>-5</sup>	±0.1	μA

3

COMMERCIAL CMOS  
HIGH VOLTAGE ICs

DRAIN-TO-SOURCE VOLTAGE ( $V_{DS}$ )-V




Fig. 2 - Typical output high (source) current characteristics.

DRAIN-TO-SOURCE VOLTAGE ( $V_{DS}$ )-V




Fig. 3 - Minimum output high (source) current characteristics.

## CD4543B Types

**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A=25^\circ\text{C}$ ;  $C_L=50\text{ pF}$ , Input  $t_r,t_f=20\text{ ns}$ ,  $R_L=200\text{ k}\Omega$

CHARACTERISTIC	TEST CONDITIONS $V_{DD} (\text{V})$	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Propagation Delay Time	$t_{PHL}$	5	—	600	1200
		10	—	200	400
		15	—	150	300
	$t_{PLH}$	5	—	500	1000
		10	—	200	400
		15	—	150	300
Transition Time	$t_{THL}$	5	—	180	360
		10	—	90	180
		15	—	65	130
	$t_{TLH}$	5	—	180	360
		10	—	90	180
		15	—	65	130
Latch Disable Pulse Width	$t_{WH}$	5	250	125	—
		10	100	50	—
		15	80	40	—
Address Setup Time	$t_{SU}$	5	60	15	—
		10	20	-5	—
		15	10	-5	—
Address Hold Time	$t_H$	5	25	-5	—
		10	20	10	—
		15	20	10	—
Input Capacitance	$C_{IN}$	Any Input	—	5	7.5
					pF




Fig. 4 - BCD-to-seven-segment latch/decoder/driver functional diagram.




Fig. 5 - Typical output low (sink) current characteristics.




Fig. 6 - Minimum output low (sink) current characteristics.

## CD4543B Types

### TRUTH TABLE FOR CD4543B

INPUT CODE								OUTPUT STATE							DISPLAY CHARACTER
LD	BI	Ph*	D	C	B	A	a	b	c	d	e	f	g		
X	1	0	X	X	X	X	0	0	0	0	0	0	0	0	
1	0	0	0	0	0	0	1	1	1	1	1	1	0		□
1	0	0	0	0	0	1	0	1	1	0	0	0	0		—
1	0	0	0	0	1	0	1	1	0	1	1	0	1		01010101
1	0	0	0	0	1	1	1	1	1	1	0	0	1		11111111
1	0	0	0	1	0	0	0	1	1	0	0	1	1		11111111
1	0	0	0	1	1	0	1	0	1	1	1	1	1		11111111
1	0	0	0	1	1	1	1	1	1	0	0	0	0		11111111
1	0	0	1	0	0	0	0	1	1	1	1	1	1		□□
1	0	0	1	0	0	1	1	1	1	1	0	1	1		□□
1	0	0	1	0	1	0	1	0	1	1	1	1	1		11111111
1	0	0	1	1	0	0	0	0	0	0	0	0	0		Blank
1	0	0	1	1	0	1	0	0	0	0	0	0	0		Blank
1	0	0	1	1	1	0	0	0	0	0	0	0	0		Blank
1	0	0	1	1	1	1	1	0	0	0	0	0	0		Blank
0	0	0	X	X	X	X	**							**	
†	†	1	†							Inverse of Output Combinations Above				Display as above	

X=Don't care.

†=Above combinations.

\*=For liquid-crystal readouts, apply a square wave to Ph.

For common cathode LED readouts, select Ph=0.

For common anode LED readouts, select Ph=1.

\*\*=Depends upon the BCD code previously applied when LD=1.




Fig. 7 - Typical transition time as a function of load capacitance.




Fig. 8 - Typical propagation delay time as a function of load capacitance.

### CD4543B Types




Fig. 9 - Typical dynamic power dissipation as a function of frequency.




Fig. 10 - Quiescent device current test circuit.




Fig. 11 - Input voltage test circuit.





Fig. 12 - Input current test circuit.



Dimensions and pad layout for CD4543BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CD4543BE	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD4543BE
CD4543BE.A	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD4543BE
CD4543BEE4	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD4543BE
CD4543BM	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	-55 to 125	CD4543BM
CD4543BM96	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4543BM
CD4543BM96.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4543BM
CD4543BMT	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	-55 to 125	CD4543BM
CD4543BNSR	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4543B
CD4543BNSR.A	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4543B
CD4543BPW	Obsolete	Production	TSSOP (PW)   16	-	-	Call TI	Call TI	-55 to 125	CM543B
CD4543BPWR	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM543B
CD4543BPWR.A	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM543B

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


**TAPE AND REEL INFORMATION**

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4543BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4543BNSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
CD4543BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4543BM96	SOIC	D	16	2500	353.0	353.0	32.0
CD4543BNSR	SOP	NS	16	2000	353.0	353.0	32.0
CD4543BPWR	TSSOP	PW	16	2000	353.0	353.0	32.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T ( $\mu$ m)	B (mm)
CD4543BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4543BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4543BE.A	N	PDIP	16	25	506	13.97	11230	4.32
CD4543BE.A	N	PDIP	16	25	506	13.97	11230	4.32
CD4543BEE4	N	PDIP	16	25	506	13.97	11230	4.32
CD4543BEE4	N	PDIP	16	25	506	13.97	11230	4.32


**NS0016A**



# PACKAGE OUTLINE

**SOP - 2.00 mm max height**

SOP



**NOTES:**


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.

# EXAMPLE BOARD LAYOUT


NS0016A

SOP - 2.00 mm max height

SOP



LAND PATTERN EXAMPLE  
SCALE:7X



4220735/A 12/2021

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.


6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

NS0016A

SOP - 2.00 mm max height

SOP



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:7X


4220735/A 12/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.


D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.

E. Reference JEDEC MS-012 variation AC.

4040047-6/M 06/11


# PACKAGE OUTLINE

PW0016A



TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



## NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT


PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



SOLDER MASK DETAILS

4220204/B 12/2023

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220204/B 12/2023


NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## N (R-PDIP-T\*\*)

16 PINS SHOWN

## PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

D. The 20 pin end lead shoulder width is a vendor option, either half or full width.

## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025