```
/* Instruction set simulator for Y86 Architecture */
#include <stdio.h>
#include <stdlib.h>
#include "y86sim.h"
#define err_print(_s, _a ...) \
     fprintf(stdout, s"\n", a);
typedef enum {STAT_AOK, STAT_HLT, STAT_ADR, STAT_INS} stat_t;
char *stat names[] = { "AOK", "HLT", "ADR", "INS" };
char *stat name(stat t e)
     if (e < STAT AOK \parallel e > STAT INS)
         return "Invalid Status";
    return stat names[e];
}
char *cc names[8] = \{
     "Z=0 S=0 O=0",
     "Z=0 S=0 O=1",
     "Z=0 S=1 O=0",
     "Z=0 S=1 O=1",
     "Z=1 S=0 O=0",
     "Z=1 S=0 O=1",
     "Z=1 S=1 O=0",
     "Z=1 S=1 O=1" };
char *cc_name(cc_t c)
     int ci = c;
     if (ci < 0 || ci > 7)
         return "????????;;;
     else
         return cc names[c];
}
bool t get byte val(mem t *m, long t addr, byte t *dest)
     if (addr < 0 \parallel addr >= m->len)
```

```
return FALSE;
     *dest = m->data[addr];
     return TRUE;
}
bool t get long val(mem t *m, long t addr, long t *dest)
    int i;
     long t val;
     if (addr < 0 \parallel addr + 4 > m->len)
         return FALSE;
     val = 0;
     for (i = 0; i < 4; i++)
         val = val \mid m->data[addr+i]<<(8*i);
     *dest = val;
     return TRUE;
}
bool t set byte val(mem t *m, long t addr, byte t val)
     if (addr < 0 \parallel addr >= m->len)
         return FALSE;
     m->data[addr] = val;
     return TRUE;
}
bool_t set_long_val(mem_t *m, long_t addr, long_t val)
{
     int i;
     if (addr < 0 \parallel addr + 4 > m->len)
         return FALSE;
     for (i = 0; i < 4; i++)
        m->data[addr+i] = val & 0xFF;
        val >>= 8;
     }
     return TRUE;
}
bool t push long val(y86sim t *sim, long t val)
     long treg ESP val = get reg val(sim->r,REG ESP) - 0x4;
     set reg val(sim->r,REG ESP,reg ESP val);
     if(!set_long_val(sim->m,reg_ESP_val,val))
         return FALSE;
```

```
return TRUE;
}
bool t pop long val(y86sim t *sim,long t *dest)
    long t reg ESP val = get reg val(sim->r,REG ESP);
    if(!get_long_val(sim->m,reg_ESP_val,dest))
         return FALSE;
    set reg val(sim->r,REG ESP,reg ESP val+0x4);
    return TRUE;
}
mem t *init mem(int len)
    mem t *m = (mem t *)malloc(sizeof(mem t));
    len = ((len+BLK_SIZE-1)/BLK_SIZE)*BLK_SIZE;
    m->len = len;
    m->data = (byte t *)calloc(len, 1);
    return m;
}
void free mem(mem t *m)
    free((void *) m->data);
    free((void *) m);
}
mem_t *dup_mem(mem_t *oldm)
    mem t *newm = init mem(oldm->len);
    memcpy(newm->data, oldm->data, oldm->len);
    return newm;
}
bool t diff mem(mem t *oldm, mem t *newm, FILE *outfile)
    long_t pos;
    int len = oldm -> len;
    bool t diff = FALSE;
    if (newm->len < len)
        len = newm->len;
```

```
for (pos = 0; (!diff \parallel outfile) && pos < len; pos += 4) {
         long to v = 0; long t v = 0;
         get long val(oldm, pos, &ov);
         get long val(newm, pos, &nv);
         if (nv != ov) {
              diff = TRUE;
              if (outfile)
                   fprintf(outfile, "0x\%.4x:\t0x\%.8x\t0x\%.8x\n", pos, ov, nv);
         }
    return diff;
}
reg t reg table[REG CNT] = {
     {"%eax", REG_EAX},
     {"%ecx", REG_ECX},
     {"%edx", REG EDX},
     {"%ebx", REG EBX},
     {"%esp", REG ESP},
     {"%ebp", REG EBP},
     {"%esi", REG_ESI},
     {"%edi", REG_EDI},
};
long t get reg val(mem t *r, regid t id)
    long t \text{ val} = 0;
    if (id >= REG_NONE)
         return 0;
    get long val(r, id*4, &val);
    return val;
}
void set reg val(mem t *r, regid t id, long t val)
{
    if (id < REG NONE)
         set_long_val(r, id*4, val);
}
mem t*init reg()
    return init_mem(REG_SIZE);
```

```
void free reg(mem t *r)
    free mem(r);
}
mem_t *dup_reg(mem_t *oldr)
    return dup mem(oldr);
}
bool t diff reg(mem t *oldr, mem t *newr, FILE *outfile)
    long t pos;
    int len = oldr->len;
    bool_t diff = FALSE;
    if (newr->len < len)
         len = newr->len;
    for (pos = 0; (!diff \parallel outfile) && pos < len; pos += 4) {
         long_t ov = 0;
         long t nv = 0;
         get long val(oldr, pos, &ov);
         get long val(newr, pos, &nv);
         if (nv != ov) {
              diff = TRUE;
              if (outfile)
                   fprintf(outfile, "%s:\t0x%.8x\t0x%.8x\n",
                             reg table[pos/4].name, ov, nv);
          }
    }
    return diff;
}
/* create an y86 image with registers and memory */
y86sim t *new y86sim(int slen)
{
    y86sim_t *sim = (y86sim_t*)malloc(sizeof(y86sim_t));
    sim->pc=0;
    sim->r = init_reg();
    sim->m = init mem(slen);
    sim->cc = DEFAULT_CC;
    return sim;
```

```
}
void free y86sim(y86sim t*sim)
     free reg(sim->r);
     free mem(sim->m);
     free((void *) sim);
}
/* load binary code and data from file to memory image */
int load binfile(mem t *m, FILE *f)
{
     int flen;
     clearerr(f);
     flen = fread(m->data, sizeof(byte t), m->len, f);
     if (ferror(f)) {
          err print("fread() failed (0x%x)", flen);
          return -1;
     if (!feof(f)) {
          err_print("too large memory footprint (0x%x)", flen);
          return -1;
     }
     return 0;
}
 * compute_alu: do ALU operations
 * args
        op: operations (A ADD, A SUB, A AND, A XOR)
        argA: the first argument
        argB: the second argument
 * return
        val: the result of operation on argA and argB
long_t compute_alu(alu_t op, long_t argA, long_t argB)
{
     long t \text{ val} = 0;
    switch(op){
     case A ADD:
    val = argA + argB;
    break;
```

```
case A SUB:
    val = argB - argA;
    break;
    case A AND:
    val = argA \& argB;
    break;
    case A_XOR:
    val = argA ^ argB;
    break;
    case A_NONE:
    val = 0;
    break;
    }
    return val;
}
 * compute cc: modify condition codes according to operations
 * args
        op: operations (A ADD, A SUB, A AND, A XOR)
        argA: the first argument
        argB: the second argument
        val: the result of operation on argA and argB
 * return
        PACK CC: the final condition codes
 */
cc t compute cc(alu t op, long t argA, long t argB, long t val)
{
    bool t zero = FALSE;
    bool t sign = FALSE;
    bool tovf = FALSE;
    val = compute alu(op,argA,argB);
    if(val == 0)
        zero = TRUE;
    if(val < 0)
        sign = TRUE;
    switch(op){
    case A ADD:
    if((argA > 0) \&\& (argB > 0) \&\& (val < 0))
    ovf = TRUE;
    if((argA < 0) \&\& (argB < 0) \&\& (val > 0))
        ovf = TRUE;
```

```
else
        ovf = FALSE;
    break;
     }
     case A SUB:
    if((-argA > 0) \&\& (argB > 0) \&\& (val < 0))
    ovf = TRUE;
    if((-argA < 0) \&\& (argB < 0) \&\& (val > 0))
        ovf = TRUE;
    else
        ovf = FALSE;
    break;
     }
    case A_AND: case A_XOR:
          break;
    case A NONE:
        zero = FALSE;
        sign = FALSE;
    break;
    return PACK_CC(zero,sign,ovf);
}
 * cond_doit: whether do (mov or jmp) it?
 * args
        PACK_CC: the current condition codes
        cond: conditions (C YES, C LE, C L, C E, C NE, C GE, C G)
 * return
        TRUE: do it
        FALSE: not do it
 */
bool_t cond_doit(cc_t cc, cond_t cond)
    bool t doit = FALSE;
    switch(cond){
    case C YES:
    doit = TRUE;
    break;
    case C_LE:
    doit = (GET_SF(cc) ^ GET_OF(cc))| GET_ZF(cc);
```

```
break;
    case C L:
    doit = GET_SF(cc) ^ GET_OF(cc);
    break;
    case C E:
    doit = GET ZF(cc);
    break;
    case C NE:
    doit = !GET ZF(cc);
    break;
    case C GE:
    doit = !(GET_SF(cc) ^ GET_OF(cc));
    break;
    case C G:
    doit = !(GET_SF(cc) ^ GET_OF(cc)) & !GET_ZF(cc);
    break;
      }
    return doit;
}
 * nexti: execute single instruction and return status.
 * args
        sim: the y86 image with PC, register and memory
 * return
        STAT_AOK: continue
        STAT HLT: halt
        STAT ADR: invalid instruction address, data address, stack address, ...
        STAT INS: invalid instruction, register id, ...
 */
stat t nexti(y86sim t *sim)
{
    byte t codefun = 0;
    itype t icode;
    alu t ifun;
    long_t next pc = sim->pc;
    regid t regA = REG NONE, regB = REG NONE;
    long timm;
    /* get code and function (1 byte) */
    if (!get byte val(sim->m, next pc, &codefun)) {
         err print("PC = 0x\%x, Invalid instruction address", sim->pc);
         return STAT ADR;
```

```
}
icode = GET ICODE(codefun);
ifun = GET FUN(codefun);
next pc++;
/* get registers if needed (1 byte) */
switch(icode){
case I RRMOVL: case I RMMOVL: case I RMMOVL:
case I MRMOVL: case I ALU: case I POPL: case I PUSHL:
if (!get byte val(sim->m, next pc, &codefun)) {
        err print("PC = 0x\%x, Invalid instruction address", sim->pc);
    return STAT ADR;
}
regA = GET REGA(codefun);
regB = GET REGB(codefun);
next pc++;
break;
default:
break;
/* get immediate if needed (4 bytes) */
switch(icode){
case I IRMOVL: case I RMMOVL:
case I MRMOVL: case I JMP: case I CALL:
if (!get long val(sim->m, next pc, &imm)) {
        err print("PC = 0x\%x, Invalid instruction address", sim->pc);
    return STAT_ADR;
}
next pc += 0x4;
break;
default:
break;
}
/* execute the instruction */
switch (icode) {
  case I HALT: /* 0:0 */
     return STAT HLT;
     break;
  case I NOP: /* 1:0 */
     sim->pc = next pc;
     break;
  case I RRMOVL: /* 2:x regA:regB */
```

```
if(!cond doit(sim->cc,ifun)){
           sim->pc = next pc;
         break;
          }
         set reg val(sim->r,regB,get reg val(sim->r,regA));
         sim->pc = next pc;
         break;
       case I IRMOVL: /* 3:0 F:regB imm */
     if (regA != 0xF) {
             err print("PC = 0x\%x, Invalid instruction address", sim->pc);
             return STAT ADR;
          }
         set reg val(sim->r,regB,imm);
         sim->pc = next pc;
         break;
       case I RMMOVL: /* 4:0 regA:regB imm */
         long t regB val = get reg val(sim->r,regB);
         if(!set long val(sim->m, imm+regB val, get reg val(sim->r,regA))) {
             err print("PC
                                        0x\%x
                                                    Invalid
                                                                data
                                                                          address
0x%x",sim->pc,regB val+imm);
         return STAT ADR;
         }
         sim->pc = next pc;
         break;
        }
       case I MRMOVL: /* 5:0 regB:regA imm */
          long t mval;
          if(!get long val(sim->m,get reg val(sim->r,regB)+imm,&mval)) {
                                    0x\%x,
               err print("PC
                                              Invalid
                                                        data
                                                               address
                                                                          0x\%x'',
sim->pc,get reg val(sim->r,regB)+imm);
          return STAT ADR;
          set reg val(sim->r,regA,mval);
          sim->pc = next pc;
          break;
        }
       case I_ALU: /* 6:x regA:regB */
```

```
long t regA val = get reg val(sim->r,regA),
                   regB val = get reg val(sim->r,regB);
          long t res = compute alu(ifun,regA val,regB val);
          sim->cc = compute cc(ifun,regA val,regB val,res);
          set reg val(sim->r,regB,res);
          sim->pc = next pc;
          break;
        }
       case I JMP: /* 7:x imm */
       if(cond doit(sim->cc,ifun))
           sim->pc = imm;
       else
           sim->pc = next pc;
       break;
       case I CALL: /* 8:x imm */
        if(imm < 0 \parallel imm > sim->m->len) {
              err_print("WTFatCALL %x",sim->pc);
        return STAT ADR;
        else{
         sim->pc = imm;
         if(!push_long_val(sim,next_pc)) {
              err print("PC
                                        0x\%x,
                                                    Invalid
                                                                           address
                                                                stack
0x%x",sim->pc,get_reg_val(sim->r,REG_ESP));
         return STAT ADR;
          }
         }
         break;
       case I RET: /* 9:0 */
       if(!pop_long_val(sim,&(sim->pc))) {
          err print("PC
                                 0x\%x,
                                                                           0x\%x'',
                                           Invalid
                                                      stack
                                                               address
sim->pc,get reg val(sim->r,REG ESP));
       return STAT ADR;
        }
       break;
```

```
case I PUSHL: /* A:0 regA:F */
       if(!push long val(sim,get reg val(sim->r,regA))) {
              err print("PC
                                    0x\%x,
                                              Invalid
                                                        stack
                                                                 address
                                                                            0x\%x'',
sim->pc,get reg val(sim->r,REG ESP));
       return STAT ADR;
       sim->pc = next pc;
       break;
       }
       case I POPL: /* B:0 regA:F */
           sim->pc = next pc;
           if(regB != 0xF) {
                err print("PC = 0x\%x, Invalid instruction %.2x", sim->pc, codefun);
                return STAT INS;
           long t val;
            if(!pop long val(sim,&val)) {
                err_print("PC = 0x\%x, Invalid stack address 0x\%x",
                     sim->pc,get reg val(sim->r,REG ESP));
                return STAT ADR;
            }
            set reg val(sim->r,regA,val);
           break;
       }
       default:
         err print("PC = 0x\%x, Invalid instruction %.2x", sim->pc, codefun);
         return STAT INS;
    }
    return STAT_AOK;
}
void usage(char *pname)
{
    printf("Usage: %s file.bin [max steps]\n", pname);
    exit(0);
}
int main(int argc, char *argv[])
```

```
FILE *binfile;
int max steps = MAX STEP;
y86sim t*sim;
mem t *saver, *savem;
int step = 0;
stat t e = STAT AOK;
if (argc < 2 \parallel argc > 3)
    usage(argv[0]);
/* set max steps */
if (argc > 2)
    \max \text{ steps} = \text{atoi}(\text{argv}[2]);
/* load binary file to memory */
if (stremp(argv[1]+(strlen(argv[1])-4), ".bin"))
     usage(argv[0]); /* only support *.bin file */
binfile = fopen(argv[1], "rb");
if (!binfile) {
    err print("Can't open binary file '%s'", argv[1]);
    exit(1);
}
sim = new y86sim(MEM SIZE);
if (load binfile(sim->m, binfile) < 0) {
    err_print("Failed to load binary file '%s'", argv[1]);
    free y86sim(sim);
    exit(1);
fclose(binfile);
/* save initial register and memory stat */
saver = dup reg(sim->r);
savem = dup mem(sim->m);
/* execute binary code step-by-step */
for (step = 0; step < max steps && e == STAT AOK; step++)
    e = nexti(sim);
/* print final stat of y86sim */
printf("Stopped in %d steps at PC = 0x\%x. Status '%s', CC %s\n",
          step, sim->pc, stat_name(e), cc_name(sim->cc));
```

```
printf("Changes to registers:\n");
  diff_reg(saver, sim->r, stdout);

printf("\nChanges to memory:\n");
  diff_mem(savem, sim->m, stdout);

free_y86sim(sim);
  free_reg(saver);
  free_mem(savem);

return 0;
}
```