Skip to content

[LoongArch] Make ceil,floor,trunc,roundeven legal for lsx/lasx #165217

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Nov 1, 2025
Merged

[LoongArch] Make ceil,floor,trunc,roundeven legal for lsx/lasx #165217

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
8 changes: 8 additions & 0 deletions llvm/lib/Target/LoongArch/LoongArchISelLowering.cpp
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -371,6 +371,10 @@ LoongArchTargetLowering::LoongArchTargetLowering(const TargetMachine &TM,
ISD::SETUGE, ISD::SETUGT},
VT, Expand);
setOperationAction(ISD::SCALAR_TO_VECTOR, VT, Legal);
setOperationAction(ISD::FCEIL, VT, Legal);
setOperationAction(ISD::FFLOOR, VT, Legal);
setOperationAction(ISD::FTRUNC, VT, Legal);
setOperationAction(ISD::FROUNDEVEN, VT, Legal);
}
setOperationAction(ISD::CTPOP, GRLenVT, Legal);
setOperationAction(ISD::FCEIL, {MVT::f32, MVT::f64}, Legal);
Expand Down Expand Up @@ -453,6 +457,10 @@ LoongArchTargetLowering::LoongArchTargetLowering(const TargetMachine &TM,
ISD::SETUGE, ISD::SETUGT},
VT, Expand);
setOperationAction(ISD::SCALAR_TO_VECTOR, VT, Legal);
setOperationAction(ISD::FCEIL, VT, Legal);
setOperationAction(ISD::FFLOOR, VT, Legal);
setOperationAction(ISD::FTRUNC, VT, Legal);
setOperationAction(ISD::FROUNDEVEN, VT, Legal);
}
}

Expand Down
6 changes: 6 additions & 0 deletions llvm/lib/Target/LoongArch/LoongArchLASXInstrInfo.td
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -2424,6 +2424,12 @@ def : Pat<(int_loongarch_lasx_xvpickve_w_f v8f32:$xj, timm:$imm),
def : Pat<(int_loongarch_lasx_xvpickve_d_f v4f64:$xj, timm:$imm),
(XVPICKVE_D v4f64:$xj, (to_valid_timm timm:$imm))>;

// Vector floating-point conversion
defm : PatXrF<fceil, "XVFRINTRP">;
defm : PatXrF<ffloor, "XVFRINTRM">;
defm : PatXrF<ftrunc, "XVFRINTRZ">;
defm : PatXrF<froundeven, "XVFRINTRNE">;

// load
def : Pat<(int_loongarch_lasx_xvld GPR:$rj, timm:$imm),
(XVLD GPR:$rj, (to_valid_timm timm:$imm))>;
Expand Down
5 changes: 5 additions & 0 deletions llvm/lib/Target/LoongArch/LoongArchLSXInstrInfo.td
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -2552,6 +2552,11 @@ def : Pat<(f64 (froundeven FPR64:$fj)),
(f64 (EXTRACT_SUBREG (VFRINTRNE_D (VREPLVEI_D
(SUBREG_TO_REG (i64 0), FPR64:$fj, sub_64), 0)), sub_64))>;

defm : PatVrF<fceil, "VFRINTRP">;
defm : PatVrF<ffloor, "VFRINTRM">;
defm : PatVrF<ftrunc, "VFRINTRZ">;
defm : PatVrF<froundeven, "VFRINTRNE">;

// load
def : Pat<(int_loongarch_lsx_vld GPR:$rj, timm:$imm),
(VLD GPR:$rj, (to_valid_timm timm:$imm))>;
Expand Down
200 changes: 12 additions & 188 deletions llvm/test/CodeGen/LoongArch/lasx/fp-rounding.ll
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -7,38 +7,8 @@ define void @ceil_v8f32(ptr %res, ptr %a0) nounwind {
; CHECK-LABEL: ceil_v8f32:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: xvld $xr0, $a1, 0
; CHECK-NEXT: xvpickve.w $xr1, $xr0, 5
; CHECK-NEXT: vreplvei.w $vr1, $vr1, 0
; CHECK-NEXT: vfrintrp.s $vr1, $vr1
; CHECK-NEXT: xvpickve.w $xr2, $xr0, 4
; CHECK-NEXT: vreplvei.w $vr2, $vr2, 0
; CHECK-NEXT: vfrintrp.s $vr2, $vr2
; CHECK-NEXT: vextrins.w $vr2, $vr1, 16
; CHECK-NEXT: xvpickve.w $xr1, $xr0, 6
; CHECK-NEXT: vreplvei.w $vr1, $vr1, 0
; CHECK-NEXT: vfrintrp.s $vr1, $vr1
; CHECK-NEXT: vextrins.w $vr2, $vr1, 32
; CHECK-NEXT: xvpickve.w $xr1, $xr0, 7
; CHECK-NEXT: vreplvei.w $vr1, $vr1, 0
; CHECK-NEXT: vfrintrp.s $vr1, $vr1
; CHECK-NEXT: vextrins.w $vr2, $vr1, 48
; CHECK-NEXT: xvpickve.w $xr1, $xr0, 1
; CHECK-NEXT: vreplvei.w $vr1, $vr1, 0
; CHECK-NEXT: vfrintrp.s $vr1, $vr1
; CHECK-NEXT: xvpickve.w $xr3, $xr0, 0
; CHECK-NEXT: vreplvei.w $vr3, $vr3, 0
; CHECK-NEXT: vfrintrp.s $vr3, $vr3
; CHECK-NEXT: vextrins.w $vr3, $vr1, 16
; CHECK-NEXT: xvpickve.w $xr1, $xr0, 2
; CHECK-NEXT: vreplvei.w $vr1, $vr1, 0
; CHECK-NEXT: vfrintrp.s $vr1, $vr1
; CHECK-NEXT: vextrins.w $vr3, $vr1, 32
; CHECK-NEXT: xvpickve.w $xr0, $xr0, 3
; CHECK-NEXT: vreplvei.w $vr0, $vr0, 0
; CHECK-NEXT: vfrintrp.s $vr0, $vr0
; CHECK-NEXT: vextrins.w $vr3, $vr0, 48
; CHECK-NEXT: xvpermi.q $xr3, $xr2, 2
; CHECK-NEXT: xvst $xr3, $a0, 0
; CHECK-NEXT: xvfrintrp.s $xr0, $xr0
; CHECK-NEXT: xvst $xr0, $a0, 0
; CHECK-NEXT: ret
entry:
%v0 = load <8 x float>, ptr %a0
Expand All @@ -52,21 +22,7 @@ define void @ceil_v4f64(ptr %res, ptr %a0) nounwind {
; CHECK-LABEL: ceil_v4f64:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: xvld $xr0, $a1, 0
; CHECK-NEXT: xvpickve.d $xr1, $xr0, 3
; CHECK-NEXT: vreplvei.d $vr1, $vr1, 0
; CHECK-NEXT: vfrintrp.d $vr1, $vr1
; CHECK-NEXT: xvpickve.d $xr2, $xr0, 2
; CHECK-NEXT: vreplvei.d $vr2, $vr2, 0
; CHECK-NEXT: vfrintrp.d $vr2, $vr2
; CHECK-NEXT: vextrins.d $vr2, $vr1, 16
; CHECK-NEXT: xvpickve.d $xr1, $xr0, 1
; CHECK-NEXT: vreplvei.d $vr1, $vr1, 0
; CHECK-NEXT: vfrintrp.d $vr1, $vr1
; CHECK-NEXT: xvpickve.d $xr0, $xr0, 0
; CHECK-NEXT: vreplvei.d $vr0, $vr0, 0
; CHECK-NEXT: vfrintrp.d $vr0, $vr0
; CHECK-NEXT: vextrins.d $vr0, $vr1, 16
; CHECK-NEXT: xvpermi.q $xr0, $xr2, 2
; CHECK-NEXT: xvfrintrp.d $xr0, $xr0
; CHECK-NEXT: xvst $xr0, $a0, 0
; CHECK-NEXT: ret
entry:
Expand All @@ -81,38 +37,8 @@ define void @floor_v8f32(ptr %res, ptr %a0) nounwind {
; CHECK-LABEL: floor_v8f32:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: xvld $xr0, $a1, 0
; CHECK-NEXT: xvpickve.w $xr1, $xr0, 5
; CHECK-NEXT: vreplvei.w $vr1, $vr1, 0
; CHECK-NEXT: vfrintrm.s $vr1, $vr1
; CHECK-NEXT: xvpickve.w $xr2, $xr0, 4
; CHECK-NEXT: vreplvei.w $vr2, $vr2, 0
; CHECK-NEXT: vfrintrm.s $vr2, $vr2
; CHECK-NEXT: vextrins.w $vr2, $vr1, 16
; CHECK-NEXT: xvpickve.w $xr1, $xr0, 6
; CHECK-NEXT: vreplvei.w $vr1, $vr1, 0
; CHECK-NEXT: vfrintrm.s $vr1, $vr1
; CHECK-NEXT: vextrins.w $vr2, $vr1, 32
; CHECK-NEXT: xvpickve.w $xr1, $xr0, 7
; CHECK-NEXT: vreplvei.w $vr1, $vr1, 0
; CHECK-NEXT: vfrintrm.s $vr1, $vr1
; CHECK-NEXT: vextrins.w $vr2, $vr1, 48
; CHECK-NEXT: xvpickve.w $xr1, $xr0, 1
; CHECK-NEXT: vreplvei.w $vr1, $vr1, 0
; CHECK-NEXT: vfrintrm.s $vr1, $vr1
; CHECK-NEXT: xvpickve.w $xr3, $xr0, 0
; CHECK-NEXT: vreplvei.w $vr3, $vr3, 0
; CHECK-NEXT: vfrintrm.s $vr3, $vr3
; CHECK-NEXT: vextrins.w $vr3, $vr1, 16
; CHECK-NEXT: xvpickve.w $xr1, $xr0, 2
; CHECK-NEXT: vreplvei.w $vr1, $vr1, 0
; CHECK-NEXT: vfrintrm.s $vr1, $vr1
; CHECK-NEXT: vextrins.w $vr3, $vr1, 32
; CHECK-NEXT: xvpickve.w $xr0, $xr0, 3
; CHECK-NEXT: vreplvei.w $vr0, $vr0, 0
; CHECK-NEXT: vfrintrm.s $vr0, $vr0
; CHECK-NEXT: vextrins.w $vr3, $vr0, 48
; CHECK-NEXT: xvpermi.q $xr3, $xr2, 2
; CHECK-NEXT: xvst $xr3, $a0, 0
; CHECK-NEXT: xvfrintrm.s $xr0, $xr0
; CHECK-NEXT: xvst $xr0, $a0, 0
; CHECK-NEXT: ret
entry:
%v0 = load <8 x float>, ptr %a0
Expand All @@ -126,21 +52,7 @@ define void @floor_v4f64(ptr %res, ptr %a0) nounwind {
; CHECK-LABEL: floor_v4f64:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: xvld $xr0, $a1, 0
; CHECK-NEXT: xvpickve.d $xr1, $xr0, 3
; CHECK-NEXT: vreplvei.d $vr1, $vr1, 0
; CHECK-NEXT: vfrintrm.d $vr1, $vr1
; CHECK-NEXT: xvpickve.d $xr2, $xr0, 2
; CHECK-NEXT: vreplvei.d $vr2, $vr2, 0
; CHECK-NEXT: vfrintrm.d $vr2, $vr2
; CHECK-NEXT: vextrins.d $vr2, $vr1, 16
; CHECK-NEXT: xvpickve.d $xr1, $xr0, 1
; CHECK-NEXT: vreplvei.d $vr1, $vr1, 0
; CHECK-NEXT: vfrintrm.d $vr1, $vr1
; CHECK-NEXT: xvpickve.d $xr0, $xr0, 0
; CHECK-NEXT: vreplvei.d $vr0, $vr0, 0
; CHECK-NEXT: vfrintrm.d $vr0, $vr0
; CHECK-NEXT: vextrins.d $vr0, $vr1, 16
; CHECK-NEXT: xvpermi.q $xr0, $xr2, 2
; CHECK-NEXT: xvfrintrm.d $xr0, $xr0
; CHECK-NEXT: xvst $xr0, $a0, 0
; CHECK-NEXT: ret
entry:
Expand All @@ -155,38 +67,8 @@ define void @trunc_v8f32(ptr %res, ptr %a0) nounwind {
; CHECK-LABEL: trunc_v8f32:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: xvld $xr0, $a1, 0
; CHECK-NEXT: xvpickve.w $xr1, $xr0, 5
; CHECK-NEXT: vreplvei.w $vr1, $vr1, 0
; CHECK-NEXT: vfrintrz.s $vr1, $vr1
; CHECK-NEXT: xvpickve.w $xr2, $xr0, 4
; CHECK-NEXT: vreplvei.w $vr2, $vr2, 0
; CHECK-NEXT: vfrintrz.s $vr2, $vr2
; CHECK-NEXT: vextrins.w $vr2, $vr1, 16
; CHECK-NEXT: xvpickve.w $xr1, $xr0, 6
; CHECK-NEXT: vreplvei.w $vr1, $vr1, 0
; CHECK-NEXT: vfrintrz.s $vr1, $vr1
; CHECK-NEXT: vextrins.w $vr2, $vr1, 32
; CHECK-NEXT: xvpickve.w $xr1, $xr0, 7
; CHECK-NEXT: vreplvei.w $vr1, $vr1, 0
; CHECK-NEXT: vfrintrz.s $vr1, $vr1
; CHECK-NEXT: vextrins.w $vr2, $vr1, 48
; CHECK-NEXT: xvpickve.w $xr1, $xr0, 1
; CHECK-NEXT: vreplvei.w $vr1, $vr1, 0
; CHECK-NEXT: vfrintrz.s $vr1, $vr1
; CHECK-NEXT: xvpickve.w $xr3, $xr0, 0
; CHECK-NEXT: vreplvei.w $vr3, $vr3, 0
; CHECK-NEXT: vfrintrz.s $vr3, $vr3
; CHECK-NEXT: vextrins.w $vr3, $vr1, 16
; CHECK-NEXT: xvpickve.w $xr1, $xr0, 2
; CHECK-NEXT: vreplvei.w $vr1, $vr1, 0
; CHECK-NEXT: vfrintrz.s $vr1, $vr1
; CHECK-NEXT: vextrins.w $vr3, $vr1, 32
; CHECK-NEXT: xvpickve.w $xr0, $xr0, 3
; CHECK-NEXT: vreplvei.w $vr0, $vr0, 0
; CHECK-NEXT: vfrintrz.s $vr0, $vr0
; CHECK-NEXT: vextrins.w $vr3, $vr0, 48
; CHECK-NEXT: xvpermi.q $xr3, $xr2, 2
; CHECK-NEXT: xvst $xr3, $a0, 0
; CHECK-NEXT: xvfrintrz.s $xr0, $xr0
; CHECK-NEXT: xvst $xr0, $a0, 0
; CHECK-NEXT: ret
entry:
%v0 = load <8 x float>, ptr %a0
Expand All @@ -200,21 +82,7 @@ define void @trunc_v4f64(ptr %res, ptr %a0) nounwind {
; CHECK-LABEL: trunc_v4f64:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: xvld $xr0, $a1, 0
; CHECK-NEXT: xvpickve.d $xr1, $xr0, 3
; CHECK-NEXT: vreplvei.d $vr1, $vr1, 0
; CHECK-NEXT: vfrintrz.d $vr1, $vr1
; CHECK-NEXT: xvpickve.d $xr2, $xr0, 2
; CHECK-NEXT: vreplvei.d $vr2, $vr2, 0
; CHECK-NEXT: vfrintrz.d $vr2, $vr2
; CHECK-NEXT: vextrins.d $vr2, $vr1, 16
; CHECK-NEXT: xvpickve.d $xr1, $xr0, 1
; CHECK-NEXT: vreplvei.d $vr1, $vr1, 0
; CHECK-NEXT: vfrintrz.d $vr1, $vr1
; CHECK-NEXT: xvpickve.d $xr0, $xr0, 0
; CHECK-NEXT: vreplvei.d $vr0, $vr0, 0
; CHECK-NEXT: vfrintrz.d $vr0, $vr0
; CHECK-NEXT: vextrins.d $vr0, $vr1, 16
; CHECK-NEXT: xvpermi.q $xr0, $xr2, 2
; CHECK-NEXT: xvfrintrz.d $xr0, $xr0
; CHECK-NEXT: xvst $xr0, $a0, 0
; CHECK-NEXT: ret
entry:
Expand All @@ -229,38 +97,8 @@ define void @roundeven_v8f32(ptr %res, ptr %a0) nounwind {
; CHECK-LABEL: roundeven_v8f32:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: xvld $xr0, $a1, 0
; CHECK-NEXT: xvpickve.w $xr1, $xr0, 5
; CHECK-NEXT: vreplvei.w $vr1, $vr1, 0
; CHECK-NEXT: vfrintrne.s $vr1, $vr1
; CHECK-NEXT: xvpickve.w $xr2, $xr0, 4
; CHECK-NEXT: vreplvei.w $vr2, $vr2, 0
; CHECK-NEXT: vfrintrne.s $vr2, $vr2
; CHECK-NEXT: vextrins.w $vr2, $vr1, 16
; CHECK-NEXT: xvpickve.w $xr1, $xr0, 6
; CHECK-NEXT: vreplvei.w $vr1, $vr1, 0
; CHECK-NEXT: vfrintrne.s $vr1, $vr1
; CHECK-NEXT: vextrins.w $vr2, $vr1, 32
; CHECK-NEXT: xvpickve.w $xr1, $xr0, 7
; CHECK-NEXT: vreplvei.w $vr1, $vr1, 0
; CHECK-NEXT: vfrintrne.s $vr1, $vr1
; CHECK-NEXT: vextrins.w $vr2, $vr1, 48
; CHECK-NEXT: xvpickve.w $xr1, $xr0, 1
; CHECK-NEXT: vreplvei.w $vr1, $vr1, 0
; CHECK-NEXT: vfrintrne.s $vr1, $vr1
; CHECK-NEXT: xvpickve.w $xr3, $xr0, 0
; CHECK-NEXT: vreplvei.w $vr3, $vr3, 0
; CHECK-NEXT: vfrintrne.s $vr3, $vr3
; CHECK-NEXT: vextrins.w $vr3, $vr1, 16
; CHECK-NEXT: xvpickve.w $xr1, $xr0, 2
; CHECK-NEXT: vreplvei.w $vr1, $vr1, 0
; CHECK-NEXT: vfrintrne.s $vr1, $vr1
; CHECK-NEXT: vextrins.w $vr3, $vr1, 32
; CHECK-NEXT: xvpickve.w $xr0, $xr0, 3
; CHECK-NEXT: vreplvei.w $vr0, $vr0, 0
; CHECK-NEXT: vfrintrne.s $vr0, $vr0
; CHECK-NEXT: vextrins.w $vr3, $vr0, 48
; CHECK-NEXT: xvpermi.q $xr3, $xr2, 2
; CHECK-NEXT: xvst $xr3, $a0, 0
; CHECK-NEXT: xvfrintrne.s $xr0, $xr0
; CHECK-NEXT: xvst $xr0, $a0, 0
; CHECK-NEXT: ret
entry:
%v0 = load <8 x float>, ptr %a0
Expand All @@ -274,21 +112,7 @@ define void @roundeven_v4f64(ptr %res, ptr %a0) nounwind {
; CHECK-LABEL: roundeven_v4f64:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: xvld $xr0, $a1, 0
; CHECK-NEXT: xvpickve.d $xr1, $xr0, 3
; CHECK-NEXT: vreplvei.d $vr1, $vr1, 0
; CHECK-NEXT: vfrintrne.d $vr1, $vr1
; CHECK-NEXT: xvpickve.d $xr2, $xr0, 2
; CHECK-NEXT: vreplvei.d $vr2, $vr2, 0
; CHECK-NEXT: vfrintrne.d $vr2, $vr2
; CHECK-NEXT: vextrins.d $vr2, $vr1, 16
; CHECK-NEXT: xvpickve.d $xr1, $xr0, 1
; CHECK-NEXT: vreplvei.d $vr1, $vr1, 0
; CHECK-NEXT: vfrintrne.d $vr1, $vr1
; CHECK-NEXT: xvpickve.d $xr0, $xr0, 0
; CHECK-NEXT: vreplvei.d $vr0, $vr0, 0
; CHECK-NEXT: vfrintrne.d $vr0, $vr0
; CHECK-NEXT: vextrins.d $vr0, $vr1, 16
; CHECK-NEXT: xvpermi.q $xr0, $xr2, 2
; CHECK-NEXT: xvfrintrne.d $xr0, $xr0
; CHECK-NEXT: xvst $xr0, $a0, 0
; CHECK-NEXT: ret
entry:
Expand Down
Loading
Loading