-
Notifications
You must be signed in to change notification settings - Fork 15.5k
[RISCV] Remove unnecesary override of getVectorTypeBreakdownForCallingConv. NFC #171155
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Conversation
…gConv. NFC Remove unnecessary temporary variable from getRegisterTypeForCallingConv.
|
@llvm/pr-subscribers-backend-risc-v Author: Craig Topper (topperc) ChangesThere used to be code in here to make i32 legal on RV64, but it was removed. Also remove unnecessary temporary variable from getRegisterTypeForCallingConv. Full diff: https://github.com/llvm/llvm-project/pull/171155.diff 2 Files Affected:
diff --git a/llvm/lib/Target/RISCV/RISCVISelLowering.cpp b/llvm/lib/Target/RISCV/RISCVISelLowering.cpp
index 36416f9199f71..eaf908886740c 100644
--- a/llvm/lib/Target/RISCV/RISCVISelLowering.cpp
+++ b/llvm/lib/Target/RISCV/RISCVISelLowering.cpp
@@ -2581,9 +2581,7 @@ MVT RISCVTargetLowering::getRegisterTypeForCallingConv(LLVMContext &Context,
!Subtarget.hasStdExtZfhminOrZhinxmin())
return MVT::f32;
- MVT PartVT = TargetLowering::getRegisterTypeForCallingConv(Context, CC, VT);
-
- return PartVT;
+ return TargetLowering::getRegisterTypeForCallingConv(Context, CC, VT);
}
unsigned
@@ -2609,15 +2607,6 @@ unsigned RISCVTargetLowering::getNumRegistersForCallingConv(LLVMContext &Context
return TargetLowering::getNumRegistersForCallingConv(Context, CC, VT);
}
-unsigned RISCVTargetLowering::getVectorTypeBreakdownForCallingConv(
- LLVMContext &Context, CallingConv::ID CC, EVT VT, EVT &IntermediateVT,
- unsigned &NumIntermediates, MVT &RegisterVT) const {
- unsigned NumRegs = TargetLowering::getVectorTypeBreakdownForCallingConv(
- Context, CC, VT, IntermediateVT, NumIntermediates, RegisterVT);
-
- return NumRegs;
-}
-
// Changes the condition code and swaps operands if necessary, so the SetCC
// operation matches one of the comparisons supported directly by branches
// in the RISC-V ISA. May adjust compares to favor compare with 0 over compare
diff --git a/llvm/lib/Target/RISCV/RISCVISelLowering.h b/llvm/lib/Target/RISCV/RISCVISelLowering.h
index 8a55a5634452c..46a420032b852 100644
--- a/llvm/lib/Target/RISCV/RISCVISelLowering.h
+++ b/llvm/lib/Target/RISCV/RISCVISelLowering.h
@@ -92,12 +92,6 @@ class RISCVTargetLowering : public TargetLowering {
CallingConv::ID CC,
EVT VT) const override;
- unsigned getVectorTypeBreakdownForCallingConv(LLVMContext &Context,
- CallingConv::ID CC, EVT VT,
- EVT &IntermediateVT,
- unsigned &NumIntermediates,
- MVT &RegisterVT) const override;
-
bool shouldFoldSelectWithIdentityConstant(unsigned BinOpcode, EVT VT,
unsigned SelectOpcode, SDValue X,
SDValue Y) const override;
|
🐧 Linux x64 Test Results
All tests passed but another part of the build failed. Click on a failure below to see the details. tools/mlir/lib/Pass/CMakeFiles/obj.MLIRPass.dir/PassRegistry.cpp.oIf these failures are unrelated to your changes (for example tests are broken or flaky at HEAD), please open an issue at https://github.com/llvm/llvm-project/issues and add the |
…gConv. NFC (llvm#171155) There used to be code in here to make i32 legal on RV64, but it was removed. Also remove unnecessary temporary variable from getRegisterTypeForCallingConv.
There used to be code in here to make i32 legal on RV64, but it was removed.
Also remove unnecessary temporary variable from getRegisterTypeForCallingConv.