LAB 4

OBJECTIVE: To design and simulate a NAND gate using VHDL, and verify its functionality using a testbench.

TOOLS USED:

- VHDL (VHSIC Hardware Description Language)
- https://www.edaplayground.com/ (for simulation)


THEORY:

The aim of this lab is to create a NAND gate in VHDL and simulate it using a testbench. The design code describes the logic of the NAND gate, and the testbench applies both possible input combinations to validate the behavior of the gate.

VHDL CODE

```
DESIGN
                                                                    port(
library ieee;
                                                                            a,b: in std logic;
                                                                            c: out std logic
use ieee.std logic 1164.all;
                                                                     );
                                                             end component;
entity nandgate is
       port(
               a,b:in std logic;
                                                             signal ak,bk,ck: std logic;
               c: out std logic
                                                             begin
end nandgate;
                                                             nand gate: nandgate port map(a=>ak,
architecture behavior of nandgate is
                                                     b=>bk, c=>ck);
       begin
       c \le not (a and b);
                                                             process begin
end behavior:
                                                                     ak \le 0';bk \le 0';wait for 1 ns;
TESTBENCH
                                                                     ak \le '0';bk \le '1';wait for 1 ns;
library ieee;
                                                                     ak \le '1';bk \le '0';wait for 1 ns;
                                                                     ak <= '1';bk <= '1';wait for 1 ns;
use ieee.std logic 1164.all;
entity nandgate testbench is
                                                                     assert false report "Completed
end nandgate_testbench;
                                                     successfully";
                                                                     wait:
architecture test of nandgate testbench is
                                                             end process;
       component nandgate
                                                     end test:
```

Output:



CONCLUSION:

The NOT gate was successfully simulated. The output matched the expected behavior where ck is the inverse of ak for all input combinations. The use of a simple testbench allowed for effective verification of the circuit behavior in a VHDL simulation environment.