
# Tribhuvan University Institute Of Science and Technology

Prithvi Narayan Campus BSc.CSIT Program



## PRACTICAL REPORT

(Computer Architecture)



## **Submitted To**

### Mrs. Amrita Thapa

Department of Computer Science & Information Technology Prithvi Narayan Campus, Pokhara

## **Submitted By**

Mahesh Kumar Udas Roll No. 21 2080 Batch

2<sup>nd</sup> Year / 3<sup>rd</sup> Semester

## **INDEX**

Name: Mahesh Kumar Udas Roll No.: 21

Faculty: BSc.CSIT Semester: Third

Subject: Computer Architecture Year : Second

S.N.	Title	Date of Submission	Sign
1.	To design and simulate a 2-input AND gate using VHDL, and verify its functionality using a testbench.	081/12/27	
2.	To design and simulate a 2-input OR gate using VHDL, and verify its functionality using a testbench.	081/12/27	
3.	To design and simulate a NOT gate using VHDL, and verify its functionality using a testbench.	081/12/27	
4.	To design and simulate a NAND gate using VHDL, and verify its functionality using a testbench.	081/12/27	
5.	To design and simulate a <b>Half Adder Circuit</b> using VHDL, and verify its functionality using a testbench.	081/12/27	
6.	To design and simulate a <b>Full Adder Circuit</b> using VHDL, and verify its functionality using a testbench.	081/12/27	

**OBJECTIVE:** To design and simulate a 2-input AND gate using VHDL, and verify its functionality using a testbench.

#### **TOOLS USED:**

- VHDL (VHSIC Hardware Description Language)
- <a href="https://www.edaplayground.com/">https://www.edaplayground.com/</a> (for simulation)


#### **THEORY:**

The aim of this lab is to create a simple 2-input AND gate in VHDL and simulate it using a testbench. The design code describes the logic of the AND gate, and the testbench applies all possible input combinations to validate the behavior of the gate.

#### VHDL CODE

```
DESIGN:
                                                                  c: out std logic);
library ieee;
                                                             end component;
use ieee.std logic 1164.all;
                                                             signal ak,bk,ck: std logic;
entity andgate is
 port( a,b:in std logic;
                                                             begin
       c: out std logic);
end andgate;
                                                             and gate: andgate port map(a=>ak,
                                                     b=>bk, c=>ck);
architecture behavior of andgate is
       begin
                                                             process begin
       c \le a and b;
end behavior;
                                                                    ak \le 0';bk \le 0';wait for 1 ns;
                                                                    ak \le 0';bk \le 1';wait for 1 ns;
TESTBENCH
library ieee;
use ieee.std logic 1164.all;
                                                                    ak \le '1';bk \le '0';wait for 1 ns;
                                                                    ak <= '1';bk <= '1';wait for 1 ns;
entity andgate th is
       ---> no content
end andgate tb;
                                                                    assert false report "Completed
                                                     successfully";
architecture test of andgate this
                                                                    wait:
       component andgate
                                                             end process;
       port(a,b: in std logic;
                                                     end test:
```

#### Output:



#### **CONCLUSION:**

The 2-input AND gate was successfully simulated. The output matched the expected truth table for all input combinations. The use of a simple testbench allowed for effective verification of the circuit behavior in a VHDL simulation environment.

**OBJECTIVE:** To design and simulate a 2-input OR gate using VHDL, and verify its functionality using a testbench.

#### **TOOLS USED:**

- VHDL (VHSIC Hardware Description Language)
- <a href="https://www.edaplayground.com/">https://www.edaplayground.com/</a> (for simulation)


#### **THEORY:**

The aim of this lab is to create a simple 2-input OR gate in VHDL and simulate it using a testbench. The design code describes the logic of the OR gate, and the testbench applies all possible input combinations to validate the behavior of the gate.

#### VHDL CODE

```
DESIGN:
                                                                   c: out std logic);
library ieee;
                                                              end component;
use ieee.std logic 1164.all;
                                                              signal ak,bk,ck: std logic;
entity orgate is
 port( a,b:in std logic;
                                                              begin
       c: out std logic);
end andgate;
                                                              and gate: orgate port map(a=>ak,
                                                      b=>bk, c=>ck);
architecture behavior of orgate is
       begin
                                                              process begin
       c \le a \text{ orb};
end behavior;
                                                                      ak \le 0';bk \le 0';wait for 1 ns;
                                                                      ak \le 0';bk \le 1';wait for 1 ns;
TESTBENCH
library ieee;
use ieee.std logic 1164.all;
                                                                      ak \le '1';bk \le '0';wait for 1 ns;
                                                                      ak <= '1';bk <= '1';wait for 1 ns;
entity orgate th is
       ---> no content
end orgate tb;
                                                                      assert false report "Completed
                                                      successfully";
architecture test of orgate tb is
                                                                      wait:
       component orgate
                                                              end process;
       port(a,b: in std logic;
                                                      end test:
```

#### Output:



#### **CONCLUSION:**

The 2-input OR gate was successfully simulated. The output matched the expected truth table for all input combinations. The use of a simple testbench allowed for effective verification of the circuit behavior in a VHDL simulation environment.

**OBJECTIVE:** To design and simulate a NOT gate using VHDL, and verify its functionality using a testbench.

#### **TOOLS USED:**

- VHDL (VHSIC Hardware Description Language)
- <a href="https://www.edaplayground.com/">https://www.edaplayground.com/</a> (for simulation)


#### THEORY:

The aim of this lab is to create a NOT gate in VHDL and simulate it using a testbench. The design code describes the logic of the NOT gate, and the testbench applies both possible input combinations to validate the behavior of the gate.

#### VHDL CODE

```
architecture test of notgate_tb is
DESIGN:
                                                            component notgate
library ieee;
                                                            port(a: in std logic;
use ieee.std logic_1164.all;
                                                                  c: out std logic);
entity notgate is
                                                            end component;
 port( a: in std logic;
       c: out std logic);
                                                            signal ak,ck: std logic;
end andgate;
                                                            begin
architecture behavior of notgate is
       begin
                                                         and gate: notgate port map(a=>ak,c=>ck);
       c \le not a;
end behavior;
                                                            process begin
TESTBENCH
                                                                    ak <= '0'; wait for 1 ns;
library ieee;
                                                                    ak <= '1'; wait for 1 ns;
use ieee.std logic 1164.all;
                                                                    assert false report "Completed
                                                     successfully";
entity notgate this
       ---> no content
                                                                    wait;
end notgate tb;
                                                             end process;
                                                     end test;
```

#### Output:



#### **CONCLUSION:**

The NOT gate was successfully simulated. The output matched the expected behavior where ck is the inverse of ak for all input combinations. The use of a simple testbench allowed for effective verification of the circuit behavior in a VHDL simulation environment.

**OBJECTIVE:** To design and simulate a NAND gate using VHDL, and verify its functionality using a testbench.

#### **TOOLS USED:**

- VHDL (VHSIC Hardware Description Language)
- <a href="https://www.edaplayground.com/">https://www.edaplayground.com/</a> (for simulation)


#### THEORY:

The aim of this lab is to create a NAND gate in VHDL and simulate it using a testbench. The design code describes the logic of the NAND gate, and the testbench applies both possible input combinations to validate the behavior of the gate.

#### VHDL CODE

```
DESIGN
                                                                    port(
library ieee;
                                                                            a,b: in std logic;
                                                                            c: out std logic
use ieee.std logic 1164.all;
                                                                     );
                                                             end component;
entity nandgate is
       port(
               a,b:in std logic;
                                                             signal ak,bk,ck: std logic;
               c: out std logic
                                                             begin
end nandgate;
                                                             nand gate: nandgate port map(a=>ak,
architecture behavior of nandgate is
                                                     b=>bk, c=>ck);
       begin
       c \le not (a and b);
                                                             process begin
end behavior:
                                                                     ak \le 0';bk \le 0';wait for 1 ns;
TESTBENCH
                                                                     ak \le '0';bk \le '1';wait for 1 ns;
library ieee;
                                                                     ak \le '1';bk \le '0';wait for 1 ns;
                                                                     ak <= '1';bk <= '1';wait for 1 ns;
use ieee.std logic 1164.all;
entity nandgate testbench is
                                                                     assert false report "Completed
end nandgate_testbench;
                                                     successfully";
                                                                     wait:
architecture test of nandgate testbench is
                                                             end process;
       component nandgate
                                                     end test:
```

#### Output:



#### **CONCLUSION:**

The NOT gate was successfully simulated. The output matched the expected behavior where ck is the inverse of ak for all input combinations. The use of a simple testbench allowed for effective verification of the circuit behavior in a VHDL simulation environment.

**OBJECTIVE:** To design and simulate a **Half Adder Circuit** using VHDL, and verify its functionality using a testbench.

#### **TOOLS USED:**

- VHDL (VHSIC Hardware Description Language)
- <a href="https://www.edaplayground.com/">https://www.edaplayground.com/</a> (for simulation)

#### THEORY:


A Half Adder is a basic combinational circuit that adds two single-bit binary numbers. It produces two outputs:

- Sum (S): XOR of inputs A and B
- Carry (C): AND of inputs A and B

#### **VHDL CODE**

```
DESIGN
                                                        architecture test of ha testbench is
                                                                component ha
library ieee;
use ieee.std logic 1164.all;
                                                                        port(a: in std ulogic;
                                                                                b: in std ulogic;
entity ha is
                                                                                c: out std ulogic;
                                                                                s: out std ulogic);
               a: in std ulogic;
        port(
               b: in std ulogic;
                                                                end component;
               c: out std ulogic;
                s: out std ulogic);
                                                                signal ain, bin, carry, sum : std logic;
end ha;
                                                        begin
architecture behave of ha is
                                                                half adder: ha port map (a => ain, b =>
                                                        bin, c \Rightarrow carry, s \Rightarrow sum);
begin
       s \le a \text{ xor } b;
        c \le a and b;
                                                                process begin
                                                                ain <= '0'; bin <= '0'; wait for 1 ns;
end behave:
                                                                ain <= '0'; bin <= '1'; wait for 1 ns;
TESTBENCH
                                                                ain <= '1'; bin <= '0'; wait for 1 ns;
                                                                ain <= '1'; bin <= '1'; wait for 1 ns;
library ieee;
use ieee.std logic 1164.all;
                                                        assert false report "Reached end of test"; wait;
entity ha testbench is
                                                                end process;
end ha testbench;
                                                        end test:
```

#### Output:



#### **CONCLUSION:**

The Half Adder was successfully implemented and simulated in VHDL. The outputs of the simulation matched the expected values based on the truth table of a half adder. The testbench applied all input combinations and validated the behavior effectively.

**OBJECTIVE:** To design and simulate a **Full Adder Circuit** using VHDL, and verify its functionality using a testbench.

#### **TOOLS USED:**

- VHDL (VHSIC Hardware Description Language)
- <a href="https://www.edaplayground.com/">https://www.edaplayground.com/</a> (for simulation)

#### **THEORY:**


A Full Adder adds three one-bit binary numbers (A, B, and Carry-in) and outputs a Sum and a Carry-out. It performs the function:

- Sum (S) = A XOR B XOR Cin
- Carry-out (Cout) = (A XOR B) AND Cin OR (A AND B)

#### **VHDL CODE**

```
DESIGN
                                                                                   cout: out std ulogic;
                                                                                   s: out std ulogic
library ieee;
use ieee.std logic 1164.all;
                                                                           );
                                                                   end component;
entity fa is
                                                                   signal ain, bin, cin, cout, sum : std logic;
        port(
                a: in std ulogic;
                b: in std ulogic;
                cin: in std ulogic;
                                                                           full adder: fa port map (a => ain,
                cout: out std ulogic;
                                                          b \Rightarrow bin, cin \Rightarrow cin, cout \Rightarrow cout, s \Rightarrow sum;
                s: out std ulogic
                                                                           process begin
               );
end fa:
                                                                                   ain <= '0';bin <= '0';cin
                                                          <= '0'; wait for 1 ns;
architecture behave of fa is
                                                                                   ain <= '0';bin <= '0';cin
                                                          <= '1'; wait for 1 ns;
begin
        s \le (a \text{ xor } b) \text{ xor cin};
                                                                                   ain <= '0';bin <= '1';cin
        cout \le ((a xor b) and cin) or (a and b);
                                                          <= '0'; wait for 1 ns;
                                                                                   ain <= '0';bin <= '1';cin
end behave;
                                                          <= '1'; wait for 1 ns;
TESTBENCH
                                                                                   ain <= '1';bin <= '0';cin
library ieee;
                                                          <= '0'; wait for 1 ns;
use ieee.std logic 1164.all;
                                                                                   ain <= '1';bin <= '0';cin
                                                          <= '1'; wait for 1 ns;
entity fa testbench is
                                                                                   ain <= '1';bin <= '1';cin
end fa testbench;
                                                          <= '0'; wait for 1 ns;
                                                                           ain <= '1';bin <= '1';cin <=
                                                          '1'; wait for 1 ns;
architecture test of fa testbench is
        component fa
                                                                                   assert false report
                port(
                                                          "Reached end of test";
                        a: in std ulogic;
                                                                                   wait;
                        b: in std ulogic;
                                                                           end process;
                        cin: in std ulogic;
                                                          end test;
```

#### Output:



#### **CONCLUSION:**

The Full Adder was successfully implemented and simulated in VHDL. All possible input combinations were tested, and the output matched the expected values as per the truth table. This confirms the correct functionality of the Full Adder logic.