LAB 3

OBJECTIVE: To design and simulate a NOT gate using VHDL, and verify its functionality using a testbench.

TOOLS USED:

- VHDL (VHSIC Hardware Description Language)
- https://www.edaplayground.com/ (for simulation)


THEORY:

The aim of this lab is to create a NOT gate in VHDL and simulate it using a testbench. The design code describes the logic of the NOT gate, and the testbench applies both possible input combinations to validate the behavior of the gate.

VHDL CODE

```
architecture test of notgate_tb is
DESIGN:
                                                            component notgate
library ieee;
                                                            port(a: in std logic;
use ieee.std logic_1164.all;
                                                                  c: out std logic);
entity notgate is
                                                            end component;
 port( a: in std logic;
       c: out std logic);
                                                            signal ak,ck: std logic;
end andgate;
                                                            begin
architecture behavior of notgate is
       begin
                                                         and gate: notgate port map(a=>ak,c=>ck);
       c \le not a;
end behavior;
                                                            process begin
TESTBENCH
                                                                    ak <= '0'; wait for 1 ns;
library ieee;
                                                                    ak <= '1'; wait for 1 ns;
use ieee.std logic 1164.all;
                                                                    assert false report "Completed
                                                     successfully";
entity notgate this
       ---> no content
                                                                    wait;
end notgate tb;
                                                             end process;
                                                     end test;
```

Output:



CONCLUSION:

The NOT gate was successfully simulated. The output matched the expected behavior where ck is the inverse of ak for all input combinations. The use of a simple testbench allowed for effective verification of the circuit behavior in a VHDL simulation environment.