LAB 1

OBJECTIVE: To design and simulate a 2-input AND gate using VHDL, and verify its functionality using a testbench.

TOOLS USED:

- VHDL (VHSIC Hardware Description Language)
- https://www.edaplayground.com/ (for simulation)


THEORY:

The aim of this lab is to create a simple 2-input AND gate in VHDL and simulate it using a testbench. The design code describes the logic of the AND gate, and the testbench applies all possible input combinations to validate the behavior of the gate.

VHDL CODE

```
DESIGN:
                                                                  c: out std logic);
library ieee;
                                                             end component;
use ieee.std logic 1164.all;
                                                             signal ak,bk,ck: std logic;
entity andgate is
 port( a,b:in std logic;
                                                             begin
       c: out std logic);
end andgate;
                                                             and gate: andgate port map(a=>ak,
                                                     b=>bk, c=>ck);
architecture behavior of andgate is
       begin
                                                             process begin
       c \le a and b;
end behavior;
                                                                    ak \le 0';bk \le 0';wait for 1 ns;
                                                                    ak \le 0';bk \le 1';wait for 1 ns;
TESTBENCH
library ieee;
use ieee.std logic 1164.all;
                                                                    ak <= '1';bk <= '0';wait for 1 ns;
                                                                    ak <= '1';bk <= '1';wait for 1 ns;
entity andgate th is
       ---> no content
end andgate tb;
                                                                    assert false report "Completed
                                                     successfully";
architecture test of andgate this
                                                                    wait:
       component andgate
                                                             end process;
       port(a,b: in std logic;
                                                     end test:
```

Output:



CONCLUSION:

The 2-input AND gate was successfully simulated. The output matched the expected truth table for all input combinations. The use of a simple testbench allowed for effective verification of the circuit behavior in a VHDL simulation environment.