LAB 6

OBJECTIVE: To design and simulate a **Full Adder Circuit** using VHDL, and verify its functionality using a testbench.

TOOLS USED:

- VHDL (VHSIC Hardware Description Language)
- https://www.edaplayground.com/ (for simulation)

THEORY:


A Full Adder adds three one-bit binary numbers (A, B, and Carry-in) and outputs a Sum and a Carry-out. It performs the function:

- Sum (S) = A XOR B XOR Cin
- Carry-out (Cout) = (A XOR B) AND Cin OR (A AND B)

VHDL CODE

```
DESIGN
                                                                                   cout: out std ulogic;
                                                                                   s: out std ulogic
library ieee;
use ieee.std logic 1164.all;
                                                                           );
                                                                   end component;
entity fa is
                                                                   signal ain, bin, cin, cout, sum : std logic;
        port(
                a: in std ulogic;
                b: in std ulogic;
                cin: in std ulogic;
                                                                           full adder: fa port map (a => ain,
                cout: out std ulogic;
                                                          b \Rightarrow bin, cin \Rightarrow cin, cout \Rightarrow cout, s \Rightarrow sum;
                s: out std ulogic
                                                                           process begin
               );
end fa:
                                                                                   ain <= '0';bin <= '0';cin
                                                          <= '0'; wait for 1 ns;
architecture behave of fa is
                                                                                   ain <= '0';bin <= '0';cin
                                                          <= '1'; wait for 1 ns;
begin
        s \le (a \text{ xor } b) \text{ xor cin};
                                                                                   ain <= '0';bin <= '1';cin
        cout \le ((a xor b) and cin) or (a and b);
                                                          <= '0'; wait for 1 ns;
                                                                                   ain <= '0';bin <= '1';cin
end behave;
                                                          <= '1'; wait for 1 ns;
TESTBENCH
                                                                                   ain <= '1';bin <= '0';cin
library ieee;
                                                          <= '0'; wait for 1 ns;
use ieee.std logic 1164.all;
                                                                                   ain <= '1';bin <= '0';cin
                                                          <= '1'; wait for 1 ns;
entity fa testbench is
                                                                                   ain <= '1';bin <= '1';cin
end fa testbench;
                                                          <= '0'; wait for 1 ns;
                                                                           ain <= '1';bin <= '1';cin <=
                                                          '1'; wait for 1 ns;
architecture test of fa testbench is
        component fa
                                                                                   assert false report
                port(
                                                          "Reached end of test";
                        a: in std ulogic;
                                                                                   wait;
                        b: in std ulogic;
                                                                           end process;
                        cin: in std ulogic;
                                                          end test;
```

Output:



CONCLUSION:

The Full Adder was successfully implemented and simulated in VHDL. All possible input combinations were tested, and the output matched the expected values as per the truth table. This confirms the correct functionality of the Full Adder logic.