LAB 5

OBJECTIVE: To design and simulate a **Half Adder Circuit** using VHDL, and verify its functionality using a testbench.

TOOLS USED:

- VHDL (VHSIC Hardware Description Language)
- https://www.edaplayground.com/ (for simulation)

THEORY:


A Half Adder is a basic combinational circuit that adds two single-bit binary numbers. It produces two outputs:

- Sum (S): XOR of inputs A and B
- Carry (C): AND of inputs A and B

VHDL CODE

```
DESIGN
                                                        architecture test of ha testbench is
                                                                component ha
library ieee;
use ieee.std logic 1164.all;
                                                                        port(a: in std ulogic;
                                                                                b: in std ulogic;
entity ha is
                                                                                c: out std ulogic;
                                                                                s: out std ulogic);
               a: in std ulogic;
        port(
               b: in std ulogic;
                                                                end component;
               c: out std ulogic;
                s: out std ulogic);
                                                                signal ain, bin, carry, sum : std logic;
end ha;
                                                        begin
architecture behave of ha is
                                                                half adder: ha port map (a => ain, b =>
                                                        bin, c \Rightarrow carry, s \Rightarrow sum);
begin
       s \le a \text{ xor } b;
        c \le a and b;
                                                                process begin
                                                                ain <= '0'; bin <= '0'; wait for 1 ns;
end behave:
                                                                ain <= '0'; bin <= '1'; wait for 1 ns;
TESTBENCH
                                                                ain <= '1'; bin <= '0'; wait for 1 ns;
                                                                ain <= '1'; bin <= '1'; wait for 1 ns;
library ieee;
use ieee.std logic 1164.all;
                                                        assert false report "Reached end of test"; wait;
entity ha testbench is
                                                                end process;
end ha testbench;
                                                        end test:
```

Output:



CONCLUSION:

The Half Adder was successfully implemented and simulated in VHDL. The outputs of the simulation matched the expected values based on the truth table of a half adder. The testbench applied all input combinations and validated the behavior effectively.