Skip to content

mfkiwl/SIMD-PROCESSOR

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

4 Commits
 
 
 
 
 
 
 
 
 
 

Repository files navigation

SIMD-PROCESSOR

SIMD PROCESSOR IS A VECTOR PROCESSOR This is a verilog code . Here I am implementing DAXPY LOOP which is Z = Y + a X ; where X AND Y are vectors and a is a scalar quantity.

To run this iveriog Final_CPU.v Final_TB.v vvp a.out Then open .vcd file through gtkwave .

About

SIMD PROCESSOR IS A VECTOR PROCESSOR

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

 
 
 

Contributors

Languages

  • Verilog 100.0%