Name		Name	Last commit message	Last commit date
Latest commit History 31 Commits
unit/exp		unit/exp
README.md		README.md

Repository files navigation

approximate_computing

approximate design for both units and systems

About

approximate design for both units and systems

Report repository

Releases

No releases published

Packages

Contributors

Languages

Verilog 54.1%
C 41.9%
V 1.4%
C++ 1.1%
SystemVerilog 0.9%
MATLAB 0.5%
Makefile 0.1%