CAN FD IP Core written in VHDL, originally developed at Czech Technical University -- Faculty of Electrical Engineering -- Department of Measurement.
The Core supports ISO and NON-ISO versions of CAN FD protocol for synthesis into FPGAs. Core contains test framework written in VHDL and runable with Python in Modelsim or GHDL.