# Quick Guide

## ModelSim 6.6

# **Key Commands**

#### add memory

opens the specified memory in the MDI frame of the Main window

adds .ucdb files to the Test Management Browser

adds signals or variables to the Watch window

adds VHDL signals and variables, and Verilog nets and registers to the Wave window

creates a new Tcl procedure that evaluates the specified commands

modifies the value of a VHDL variable or Verilog register variable

saves the state of your simulation

compare add

compares signals in a reference design against signals in a test design

invokes the List or Wave widget configure command for the current default List or Wave window

# COVERAGE -----

## coverage attribute

displays attributes in the currently loaded database

clears all coverage data obtained during previous run commands

reports the coverage differences between two test runs

sets the name of the coverage data file to be automatically saved at the end of simulation

coverage goal

Sets the value of UCDB-wide goals

coverage ranktest

ranks coverage data according to user-specified tests

coverage repor

produces a textual output of the coverage statistics that have been gathered up to this point

coverage summarvinfo

prints coverage numbers of the specified coverage types without loading the entire database

coverage tag

adds or removes tags from specified objects

displays test names in the current UCDB file loaded

#### delete

removes objects from either the List or Wave window

executes commands contained in a macro file

displays in the Main window the current value and scheduled future values for all the drivers of a specified VHDL signal or Verilog net

dumps the contents of the vsim.wlf file in a readable format

displays a specified message in the Main window

invokes the editor specified by the EDITOR environment variable

displays or changes the current dataset and region environment

examines one or more objects, and displays current values (or the values at a specified previous time) in the Main window

displays the full pathnames of all objects in the design whose names match the name specification you provide force

## supportnet.mentor.com

## SUPPORT

applies stimulus to VHDL signals and Verilog nets

lists the commands executed during the current session

continues a search; see the search command noforce

removes the effect of any active force commands on the selected object notepad

opens a simple text editor

printenv

echoes to the Main window the current names and values of all environment variables

profile on

enables runtime profiling of where your simulation is spending its time and where memory is allocated

property list

changes one or more properties of the specified signal, net, or register in the List Window

property wave

changes one or more properties of the specified signal, net, or register in the Wave Window

displays the current directory path in the Main window

averiloc

compiles, optimizes, and simulates a Verilog or SystemVerilog design in one step

radix

specifies the default radix to be used

displays the value of all simulator control variables, or the value of any simulator state variables relevant to the current simulation

reloads the design elements and resets the simulation time to zero

restores the state of a simulation that was saved with a checkpoint

command during the current invocation of vsim

resume resumes execution of a macro file after a pause command or a breakpoint

searches right (next) for signal transitions or values in the specified Wave window

run

advances the simulation by the specified number of timesteps

compiles SystemC design units

sdfcom compiles SDF files

searches the specified window for one or more objects matching

the specified pattern(s)

scrolls the List or Wave window to make the specified time visible

converts a .ucdb file into HTML

vcd dumpports

creates a VCD file that captures port driver data

translates VCD files into WLF files

compiles VHDL design units

vcover attribute

displays attributes in the currently loaded database

merges multiple code coverage data files offline

ranks the specified input files according to their contribution to cumulative coverage

vcover report

reports on multiple code coverage data files offline

displays test names in the current UCDB file loaded

produces summary statistics from multiple coverage data files

# ModelSim 6.6

## Quick Guide

deletes a design unit from a specified library

lists the contents of a design library

prints a detailed description of a message number

writes a Verilog module's equivalent VHDL component declaration to standard output

opens a QuestaSim window and brings it to the front of the display

creates a design library

compiles Verilog design units and SystemVerilog extensions

creates a makefile that can be used to reconstruct the specified library

defines a mapping between a logical library name and a directory

produces an optimized version of your design

loads a new design into the simulator

instructs QuestaSim to perform actions when the specified conditions are

where

displays information about the system environment

translates a QuestaSim WLF file to a QuickSim II logfile

translates a QuestaSim WLF file to a VCD file

outputs information about or a new WLF file from an existing WLF file

creates an HTML report of code coverage from a .ucdb file

# www.mentor.com/training\_and\_services

# TRAINING

# **Key Command Arguments**

Use <command> -help for a full list.

#### **QVERILOG**

The qverilog command compiles, optimizes, and simulates Verilog and SystemVerilog designs in a single step.

- 1. automatic work library creation
- 2. support for all standard vlog arguments
- 3. support for C/C++ files via the SystemVerilog DPI
- 4. implicit "run -all: quit" unless using -i. -qui. -do (see -R below)
- 5. vopt performance invoked (see the vopt section of this guide)

### Key arguments to gverilog

<filename> Verilog source code file to compile, one is required [-R <sim options>] vsim command options applied to simulation

# SCCOM

Links source code, required [CPP option] C++ compiler option

Compile with debugging info [-g]

Echo subprocess invocations on stdout -VV [-scv] Includes SystemC verification library <filename(s)> SystemC files to be compiled

#### **VCOM**

[-2008 | -2002 | -93 |-87] Choose VHDL 2008, 2002,1993, or 1987

Turn on synthesis checker [-check\_synthesis] Print VITAL opt status [-debugVA] [-explicit] Resolve ambiguous overloads [-help] Display vcom syntax help [-f <filename>] Pass in arguments from file [-norangecheck] Disable run time range checks Hide internal variables & structure [-nodebug] [-novitalcheck] Disable VITAL95 checking [-nowarn <#>] Disable individual warning msg [-quiet] Disable loading messages Regenerate library image [-refresh] [-version] Returns vcom version

#### **VLOG**

[-work <libname>]

<filename(s)>

[-vloq95compat] Disable Verilog 2001 keywords [-compat] Disable event order optimizations [-f <filename>] Pass in arguments from file [-hazards] Enable run-time hazard checking Display vlog syntax help [-help] [-nodebug] Hide internal variables & structure [-quiet] Disable loading messages [-R <simargs>] Invoke VSIM after compile [-refresh] Regenerate lib to current version Enables SystemVerilog keywords [-sv] Returns vlog version [-version] [-v <library\_file>] Specify Verilog source library [-work <libname>] Specify work library <filename(s)> Verilog file(s) to be compiled

Specify work library

VHDL file(s) to be compiled

# www.mentor.com/products/fv/abv

# **PRODUCTS**

## **VOPT**

#### **Design optimization options**

- 1. Optimized designs simulate faster, while non-optimized designs provide object visibility for debugging.
- 2. Use +acc with vopt or vsim -voptargs with +acc for selective design object visibility during debugging.
- 3. Read "Optimizing Designs with vopt" in the User's Manual for additional information.

## Key arguments to vopt

-o <name> Optimized design name Top-level design unit <design> [+acc=[<spec>]+[<module>]] Enable design object visibility

+cover=bcefsx Specifies coverage type(s) Disable coverage on all source files -nocover

Assigns a value to generics and parameters with no value -g -G Forces value assignment for generics and parameters

#### Key arguments to vsim

[-vopt] Run vopt if not automatically invoked [-voptargs="<args>"] Arguments passed to vopt, use +acc args for

design visibility

#### **VSIM**

[-c] [-coverage] Invoke Code Coverage [-do "cmd" | <file>] Run cmd or file at startup [-elab] Create elaboration file ſ-f <filename>1 Pass in args from file [-g|G<name=value>] Set VHDL Generic values [-hazards] Enable hazard checking [-help] Display vsim syntax help [-I <logfile>] Save transcript to log file [-load\_elab] Simulate an elaboration file Disable timing checks [+notimingchecks] Disable loading messages [-quiet]

Run in cmd line mode

[-restore <filename>] Restore a simulation [-sdf{min|typ|max} < region>=< sdffile>] Apply SDF timing data e.g., sdfmin /top=MySDF.txt

[-sdfnowarn] Disable SDF warnings [-t [<mult>]<unit>] Time resolution

[-vcdstim [<instance>=]<filename>] Stimulate the top-level design or instances from an Extended VCD file

Returns vsim version

[-vopt] Run vopt automatically [-voptargs="<args>"] Arguments to pass to vopt Log file for VSIM to view [-view <filename>] [-wlf <filename>] Log file to create

[<libname>.<design\_unit> Configuration, Module, Entity/Arch, or optimized design to simulate

[-wlfcachesize] Specify WLF reader cache size (per WLF file.) Specify the number of Megabytes to be saved in [-wlfslim <size>]

event log file

[-wlftlim <duration>] Specify the duration of time to be saved in

event log file

# **Code Coverage**

[-version]

### Key Arguments to vcom/vlog

+cover=bcefsx Specifies coverage type(s)

#### **Key Arguments to yopt**

+cover=bcefsx Specifies coverage type(s) Disable coverage on all source files -nocover

# ModelSim 6.6

## **Quick Guide**

## **Key Arguments to vsim**

-coverage Enables statistics collection

# **Wave Window**

add wave <item> Wave specific signals/nets add wave Wave signals/nets in scope add wave -r /\* Wave all signals/nets in design Wave a slice of a bus add wave abus(31:15) Display wave window view wave Display additional wave window view wave -new write wave Print wave window to file <left mouse button> Select signal / Place cursor <middle mouse button>

Zoom options Context Menu <riaht mouse button> <ctrl-f> Find next item Search forward for next edge

<tab> (go right) <shift-tab> (go left) i or + | o or f | I

Key modelsim.ini variables

WLF\* Waveform management variables WLFCacheSize Change default or disable WLF file cache

Search backward for next edge

Zoom in | Zoom out

Zoom full | Zoom Last

8005 SW Boeckman Road Wilsonville, OR 97070 Phone: 503.685.0820 Toll free: 877.744.6699

Fax: 503.685.0910



Copyright © 2010 Mentor Graphics Corporation