

## Q1:


### Part a:






```
F:/Madar_CA/CA4/SR_Latch_q1.sv (/tbq1/u) - Default =
       `timescale 1ns/1ns
   2 pmodule SRL_q1_2inp (input S, R, output Q, Qb);
   3
           nand \#8 NI(Q, Qb, S);
   4
           nand #8 N2(Qb, Q, R);
   5
      lendmodule
     `timescale 1ns/1ns
   8 pmodule SRL_q1_3inp (input S, R, inp_s, inp_r, output Q, Qb);
           nand #12 N1(Q, S, inp s, Qb);
   9
  10
           nand #12 N2(Qb, R, inp r, Q);
  11 endmodule
```


### Part b:





### Part c:

```
F:/Madar_CA/CA4/SR_Latch_q1_tb.sv (/tbq1) - Default
   1
        timescale 1ns/1ns
   2
     pmodule tbq1();
            logic S=0,R=1;
   3
   4
            wire Q, QB;
   5
            wire QQ, QQB;
   6
            SRL q1_2inp u(S, R, Q, QB);
   7
            SRL q1 3inp ut(S, R, S, R, QQ, QQB);
   8
   9 þ
            initial begin
                #100 S = 0; R = 0;
  10
                #100 S = 1; R = 1;
  11
  12
  13
                #100 S = 1; R = 0;
  14
                #100 S = 1; R = 1;
 15
                #100 S = 0; R = 0;
 16
                #100 S = 1; R = 1;
                #100 S = 0; R = 1;
 17
                #100 $stop;
 18
  19
            end
  20
  21
      lendmodule
  22
```





When S & R are simultaneously active, the loss of memory occurs. And because they are active low, when S & R are 0, that memory loss happens. When we change 00 to 11 we can see that because there are 2 ways to calculate the Q & Q complement and because of these things we see waveform changes quickly (somehow glitch occurs).

## Q2:

### Part a:

```
F:/Madar_CA/CA4/Q2_egde_tb.sv (/tbq2) - Default ====
        `timescale 1ns/1ns
   1
      pmodule tbq2();
   2
   3
            logic D = 0, clk = 0;
            wire Q, Qb;
   4
   5
            Q2 edge DFF(D, clk, Q, Qb);
            always #100 clk = ~clk;
   6
   7
            initial begin
   8
                 repeat (15) #120 D = \$random;
                 #100 $stop;
   9
  10
            end
      lendmodule
  11
  12
```





At the positive edge of the clock, the output will get the value of D input.

(1 to 0):

Q = 28

**Qbar = 20** 

# (0 to 1):


Q = 16

Qbar = 24

#### Part c:

# Setup time is 13ns 😬

```
Ln#
     `timescale lns/lns
    pmodule tbq2_c_d();
         logic D = 0, clk = 0;
 3
 4
         wire Q, Qb;
 5
         Q2 edge DFF (D, clk, Q, Qb);
         always #100 clk = ~clk;
 6
         initial begin
             #50 D = 1;
 8
 9
             #238 D = 0;
10
             #300 $stop;
11
         end
12 Lendmodule
```




### Part d:

## Hold time is 1ns 😐

```
`timescale 1ns/1ns
   pmodule tbq2_c_d();
 3
         logic D = 0, clk = 0;
 4
         wire Q, Qb;
 5
         Q2_edge DFF (D, clk, Q, Qb);
 6
         always #100 clk = ~clk;
 7
         initial begin
 8
             #50 D = 0;
 9
             #200 D = 1;
10
             #50 D = 0;
11
             #300 $stop;
12
         end
13
   lendmodule
```



# Question 3:



## Part e:

```
1 = module Q3_pre_clr(input D, clk, pre, clr, output Q, Qb);

wire G1_out, G2_out, G3_out, G4_out;


SRL_q1_3inp G1_G2(G4_out, clk, pre, clr, G1_out, G2_out);

SRL_q1_3inp G3_G4(clk, D, G2_out, clr, G3_out, G4_out);

SRL_q1_3inp G5_G6(pre, G3_out, G2_out, clr, Q, Qb);

endmodule
```

#### Part f:



When D changes from 0 to 1: delay(Q) = 24ns and delay(Qb) = 36ns

When D changes from 1 to 0: delay(Q) = 36ns and delay(Qb) = 24ns

When Pre is active: delay(Q) = 12ns and delay(Qb) = 48nsWhen CLR is active: delay(Q) = 24ns and delay(Qb) = 12nsPart g:

the output retains what it was (nothing happens), because PRE and CLR are asynchronous and they are independent from clock. When we clock, if one of PRE or CLR is active, it doesn't pay attention to clock and the output changes to PRE(Q = 1) or CLR(Q = 0).

Part h:

$$PRE \rightarrow Q = 1$$

$$CLR \rightarrow Q = 0$$

PRE and CLR  $\rightarrow$  Q = Qb = 1  $\rightarrow$  memory loss occurs.