



Part a:

Diagram and state machine for mealy machine:



state	Ser.in		Ser.out	
	0	1	0	1
000 A	B	A	0	0
001 B	B	C	0	0
010 C	B	D	0	0
011 D	B	E	0	0
100 E	B	F	0	0
101 F	B	G	0	0
110 G	B	A	1	0

Q_2, Q_1, Q_0



Mealy Machine code and test bench:

```



1  `timescale 1ns/1ns
2  module seq_detector(input serin,detect,clk,rst, output serout , output [2:0] state);
3      reg[2:0]ns,ps;
4      parameter [2:0] A = 3'b000, B = 3'b001, C = 3'b010, D = 3'b011, E = 3'b100, F = 3'b101, G = 3'b110;
5
6      always @(ps,serin) begin
7          ns=A;
8          case(ps)
9              A:ns = serin ? A : B;
10             B:ns = serin ? C : B;
11             C:ns = serin ? D : B;
12             D:ns = serin ? E : B;
13             E:ns = serin ? F : B;
14             F:ns = serin ? G : B;
15             G:ns = serin ? A : B;
16             default:ns = A;
17         endcase
18     end
19
20     always @(posedge clk,posedge rst)begin
21         if(rst)
22             ps <= A;
23         else if(detect)
24             ps <= ns;
25     end
26
27     assign serout = (ps == G)? ~serin : 1'b0;
28     assign state = ps;
29
30 endmodule

```


```



1  `timescale 1ns/1ns
2  module seq_detectorTB();
3      reg serialin = 0, clk = 0, rst = 0, detect = 1;
4      wire serialout, serialoutQ;
5      wire [2:0] statel, state2;
6      seq_detector UUT(serialin, detect, clk, rst, serialout, statel);
7      seq_detectorQ UUT1(serialin, detect, clk, rst, serialoutQ, state2);
8      initial forever #100 clk = ~clk;
9      initial begin
10         #50
11         #200 serialin = 0;
12         #200 serialin = 1;
13         #200 serialin = 1;
14         #200 serialin = 1;
15         #200 serialin = 1;
16         #200 serialin = 1;
17         #200 serialin = 0;
18         #200 serialin = 1;
19         #200 detect = 0;
20         #200 serialin = 0;
21         #200 serialin = 0;
22         #200 serialin = 1;
23         #200 serialin = 1;
24         #200 serialin = 1;
25         #200 serialin = 1;
26         #200 serialin = 1;
27         #200 serialin = 0;
28         #200 $stop;
29     end

```



Flow Summary	
Flow Status - Tue Jan 02 22:29:25 2024	
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	seq_detector
Top-level Entity Name	seq_detector
Family	Cyclone IV GX
Device	EP4CGX15BF14A7
Timing Models	Final
Total logic elements	10 / 14,400 (< 1 %)
Total registers	6
Total pins	8 / 81 (10 %)
Total virtual pins	0
Total memory bits	0 / 552,960 (0 %)
Embedded Multiplier 9-bit elements	0
Total GXB Receiver Channel PCS	0 / 2 (0 %)
Total GXB Receiver Channel PMA	0 / 2 (0 %)
Total GXB Transmitter Channel PCS	0 / 2 (0 %)
Total GXB Transmitter Channel PMA	0 / 2 (0 %)
Total PLLs	0 / 3 (0 %)





Part b:










Table of Contents	
Flow Summary	
Flow Settings	
Flow Non-Default Global Settings	
Flow Elapsed Time	
Flow OS Summary	
Flow Log	
Analysis & Synthesis	
Fitter	
Assembler	
Timing Analyzer	
EDA Netlist Writer	
Flow Messages	
Flow Suppressed Messages	

Flow Summary	
<<Filter>>	
Flow Status	Successful - Tue Jan 02 22:34:56 2024
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	nt_counter
Top-level Entity Name	nt_counter
Family	Cyclone IV GX
Device	EP4CGX15BF14A7
Timing Models	Final
Total logic elements	14 / 14,400 (< 1 %)
Total registers	11
Total pins	17 / 81 (21 %)
Total virtual pins	0
Total memory bits	0 / 552,960 (0 %)
Embedded Multiplier 9-bit elements	0
Total GXB Receiver Channel PCS	0 / 2 (0 %)
Total GXB Receiver Channel PMA	0 / 2 (0 %)
Total GXB Transmitter Channel PCS	0 / 2 (0 %)
Total GXB Transmitter Channel PMA	0 / 2 (0 %)
Total PLLs	0 / 3 (0 %)







Part c:









Table of Contents	
Flow Summary	
Flow Settings	
Flow Non-Default Global Settings	
Flow Elapsed Time	
Flow OS Summary	
Flow Log	
> Analysis & Synthesis	
> Fitter	
> Assembler	
> Timing Analyzer	
> EDA Netlist Writer	
Flow Messages	
Flow Suppressed Messages	

Flow Summary	
Flow Status	Successful - Tue Jan 02 22:37:24 2024
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	bitt_transmittor
Top-level Entity Name	bitt_transmittor
Family	Cyclone IV GX
Device	EP4CGX15BF14A7
Timing Models	Final
Total logic elements	10 / 14,400 (< 1 %)
Total registers	8
Total pins	23 / 81 (28 %)
Total virtual pins	0
Total memory bits	0 / 552,960 (0 %)
Embedded Multiplier 9-bit elements	0
Total GXB Receiver Channel PCS	0 / 2 (0 %)
Total GXB Receiver Channel PMA	0 / 2 (0 %)
Total GXB Transmitter Channel PCS	0 / 2 (0 %)
Total GXB Transmitter Channel PMA	0 / 2 (0 %)
Total PLLs	0 / 3 (0 %)







```

1  `timescale 1ns/1ns
2  module transmitorTB();
3      reg cnt_8_en = 0, clk = 0, rst = 0, load = 0, serIn = 0;
4      reg [7:0]parin_8_cnt = 8'b00000011;
5      wire cout, serOut;
6      wire [7:0]parout_8_cnt;
7      bitt_transmittor UUT (
8          serOut,
9          serIn,
10         cnt_8_en,
11         cout,
12         load,
13         clk,
14         rst,
15         parin_8_cnt,
16         parout_8_cnt);
17     initial forever #100 clk = ~clk;
18     initial begin
19         #50
20         #200 load = 1;
21         #200 load = 0;
22         #200 cnt_8_en = 1;
23         #200 serIn = 1;
24         #200 serIn = 0;
25         #200 serIn = 1;
26         #200 serIn = 1;
27         #200 serIn = 0;
28         #200 serIn = 1;
29         #2000 $stop;
30     end
31 endmodule
32
33

```



Part d:



```

1 timescale 1ns/1ns
2 module controller(input clk,rst,seroutval,co3,co8,output reg detect,cnt3en,cnt8en,ldcnt3,ldcnt8);
3   parameter [2:0] detecting = 0, loading_cnt3 = 1, nt_collecting = 2, loading_cnt8 = 3, transmitting = 4;
4   reg [2:0] p_state,n_state;
5   always @(p_state, seroutval, co3, co8) begin
6     n_state = 0;
7     {detect, cnt3en, cnt8en, ldcnt3, ldcnt8} = 6'b0;
8     case(p_state)
9     detecting:begin
10      detect = 1; n_state = seroutval ? loading_cnt3 : detecting;
11    end
12    loading_cnt3:begin
13      ldcnt3 = 1; n_state = nt_collecting;
14    end
15    nt_collecting:begin
16      cnt3en = 1; n_state = co3 ? loading_cnt8 : nt_collecting;
17    end
18    loading_cnt8:begin
19      ldcnt8 = 1; n_state = transmitting;
20    end
21    transmitting:begin
22      cnt8en = 1; n_state = co8 ? detecting : transmitting;
23    end
24    default: n_state = detecting;
25  endcase
26 end
27 always@(posedge clk, posedge rst) begin
28   if(rst)
29     p_state <= detecting;
30   else
31     p_state <= n_state;
32   end
33 endmodule
  
```

Table of Contents

Flow Summary

Flow Settings

Flow Non-Default Global Settings

Flow Elapsed Time

Flow OS Summary

Flow Log

Analysis & Synthesis

Fitter

Assembler

Timing Analyzer

EDA Netlist Writer

Flow Messages

Flow Suppressed Messages

Flow Summary

<<Filter>>

Flow Status

Successful - Tue Jan 02 22:23:35 2024

Quartus Prime Version

20.1.0 Build 711 06/05/2020 SJ Lite Edition

Revision Name

controller

Top-level Entity Name

controller

Family

Cyclone IV GX

Device

EP4CGX15BF14A7

Timing Models

Final

Total logic elements

5 / 14,400 (< 1 %)

Total registers

5

Total pins

10 / 81 (12 %)

Total virtual pins

0

Total memory bits

0 / 552,960 (0 %)

Embedded Multiplier 9-bit elements

0

Total GXB Receiver Channel PCS

0 / 2 (0 %)

Total GXB Receiver Channel PMA

0 / 2 (0 %)

Total GXB Transmitter Channel PCS

0 / 2 (0 %)


Total GXB Transmitter Channel PMA



0 / 2 (0 %)



Total PLLs

0 / 3 (0 %)

Parameter	Value	Type
detecting	000	Unsigned Binary
loadingc3	001	Unsigned Binary
ntcollecting	010	Unsigned Binary
loadingc8	011	Unsigned Binary
transmitting	100	Unsigned Binary









```

1  `timescale 1ns/1ns
2  module finalsystTB();
3      reg serin = 0, clk = 0, rst = 0;
4      wire serout, co3, co8, detect;
5      wire [2:0] state, ntcout;
6      wire [7:0] shift, inputcounter8;
7      finalsyst UUT(
8          serout,
9          clk,
10         rst,
11         serin,
12         co3,
13         detect,
14         co8,
15         inputcounter8,
16         ntcout,
17         shift,
18         state);
19     initial forever #100 clk = ~clk;
20     initial begin
21         #50
22         #200 serin = 0;
23         #200 serin = 1;
24         #200 serin = 1;
25         #200 serin = 1;
26         #200 serin = 1;
27         #200 serin = 1;
28         #200 serin = 0;
29         #200 serin = 1;
30         #200 serin = 1;
31         #200 serin = 1;
32         #200 serin = 0;
33         #200 serin = 0;
34         #200 serin = 0;
35         #200 serin = 0;
36         #200 serin = 0;
37         #200 serin = 0;
38         #200 serin = 1;
39         #200 serin = 0;
40         #200 serin = 1;
41         #200 serin = 1;
42         #200 serin = 0;
43         #200 serin = 1;
44         #200 serin = 0;
45         #200 serin = 1;
46         #200 serin = 0;
47         #200 serin = 1;
48         #200 serin = 1;
49         #200 serin = 0;
50         #200 serin = 0;
51         #200 serin = 1;
52         #200 serin = 0;
53         #200 serin = 1;
54         #200 serin = 1;
55         #200 serin = 0;
56         #2000 $stop;
57     end
58 endmodule
59
60

```



The End 😊