


Part a:
Diagram and state machine for mealy machine:










Mealy Machine code and test bench:


```
`timescale 1ns/1ns
   pmodule seq_detectorTB();
 3
         reg serialin = 0, clk = 0, rst = 0, detect = 1;
 4
         wire serialout, serialoutQ;
 5
         wire [2:0] state1, state2;
 6
         seq detector UUT(serialin, detect, clk, rst, serialout, state1);
 7
         seq detectorQ UUT1(serialin, detect, clk, rst, serialoutQ, state2);
 8
         initial forever #100 clk = ~clk;
 9
         initial begin
10
                  #50
11
                  #200 \text{ serialin} = 0;
                  #200 serialin = 1;
12
13
                  #200 serialin = 1;
14
                  #200 serialin = 1;
15
                  #200 serialin = 1;
16
                  #200 serialin = 1;
17
                  #200 serialin = 0;
                  #200 serialin = 1;
18
19
                  #200 detect = 0;
20
                  #200 \text{ serialin} = 0;
21
                  #200 serialin = 0;
22
                  #200 serialin = 1;
23
                  #200 serialin = 1;
24
                  #200 serialin = 1;
25
                  #200 serialin = 1;
26
                  #200 serialin = 1;
27
                  #200 \text{ serialin} = 0;
28
                  #200 $stop;
29
         end
```




810101394










Flow Status Successful - Tue Jan 02 22:29:25 2024 20.1.0 Build 711 06/05/2020 SJ Lite Edition Quartus Prime Version Revision Name seq_detector Top-level Entity Name seq_detector Family Cyclone IV GX EP4CGX15BF14A7 Timing Models Final Total logic elements 10 / 14,400 (< 1 %) Total registers 8 / 81 (10%) Total pins Total virtual pins Total memory bits 0 / 552,960 (0%) Embedded Multiplier 9-bit elements Total GXB Receiver Channel PCS 0/2(0%) Total GXB Receiver Channel PMA 0/2(0%) Total GXB Transmitter Channel PCS 0 / 2 (0 %) Total GXB Transmitter Channel PMA 0 / 2 (0 %) Total PLLs 0/3(0%)











Part b:

























Part c:


















```
`timescale 1ns/1ns
 2
    module transmitorTB();
 3
          reg cnt 8 en = 0, clk = 0, rst = 0, load = 0, serIn = 0;
 4
          reg [7:0]parin 8 cnt = 8'b00000011;
 5
          wire cout, serOut;
 6
          wire [7:0]parout_8_cnt;
         bitt_transmittor_UUT (
 7
 8
              serOut,
 9
              serIn,
10
              cnt 8 en,
11
              cout,
12
              load,
13
              clk,
14
             rst,
15
              parin 8 cnt,
              parout_8_cnt);
16
17
          initial forever #100 clk = ~clk;
          initial begin
18
19
                  #50
20
                  #200 load = 1;
21
                  #200 load = 0;
                  #200 cnt_8_en = 1;
22
23
                  #200 serIn = 1;
24
                  #200 \text{ serIn} = 0;
25
                  #200 serIn = 1;
26
                  #200 serIn = 1;
27
                  #200 serIn = 0;
28
                  #200 serIn = 1;
29
                  #2000 $stop;
30
          end
    endmodule
31
32
33
```





Part d:


















```
`timescale 1ns/1ns
                                                                   #200 serin = 0;
                                            39
   module finalsystTB();
        reg serin = 0, clk = 0, rst = 0;
3
                                                                   #200 serin = 1;
                                           40
4
        wire serout, co3, co8, detect;
                                           41
                                                                   #200 serin = 1;
5
        wire [2:0] state, ntcout;
        wire [7:0] shift, inputcounter8;
                                                                   #200 serin = 0;
6
                                           42
7
        finalsyst UUT(
                                           43
                                                                   #200 serin = 1;
8
            serout,
                                           44
                                                                   #200 serin = 0;
9
            clk,
10
            rst,
                                                                   #200 serin = 1;
                                            45
11
            serin,
                                                                   #200 serin = 0;
                                           46
12
            co3,
13
            detect,
                                           47
                                                                   #200 serin = 1;
14
            co8,
                                           48
                                                                   #200 serin = 1;
15
            inputcounter8,
16
           ntcout,
                                           49
                                                                   #200 serin = 0;
17
            shift,
                                           50
                                                                   #200 serin = 0;
18
            state);
        initial forever #100 clk = ~clk;
19
                                           51
                                                                   #200 serin = 1;
20
        initial begin
                                           52
                                                                   #200 serin = 0;
21
                #50
                #200 serin = 0;
22
                                           53
                                                                   #200 serin = 1;
23
                #200 serin = 1;
                                           54
                                                                   #200 serin = 1;
24
                #200 serin = 1;
                                           55
                                                                   #200 serin = 0;
25
                #200 serin = 1;
26
                #200 serin = 1;
                                           56
                                                                   #2000 $stop;
27
                #200 serin = 1;
                                           57
28
                #200 serin = 0;
                                                        end
29
                #200 serin = 1;
                                           58
                                                  endmodule
30
                #200 serin = 1;
                                           59
31
                #200 serin = 1;
                #200 serin = 0;
32
                                            60
33
                #200 serin = 0;
                #200 serin = 0;
34
35
                #200 serin = 0;
                #200 serin = 0;
36
37
                #200 serin = 0;
38
                #200 serin = 1;
                #200 serin = 0;
```

Mohammad Sina Parvizi Motlagh

810101394



The End 😊