Q1:

Part a:






```
F:/Madar_CA/CA4/SR_Latch_q1.sv (/tbq1/u) - Default
Ln#
 1  `timescale 1ns/1ns
 2  module SRL_q1_2inp (input S, R, output Q, Qb);
 3      nand #8 N1(Q, Qb, S);
 4      nand #8 N2(Qb, Q, R);
 5  endmodule
 6
 7  `timescale 1ns/1ns
 8  module SRL_q1_3inp (input S, R, inp_s, inp_r, output Q, Qb);
 9      nand #12 N1(Q, S, inp_s, Qb);
10      nand #12 N2(Qb, R, inp_r, Q);
11  endmodule
```

Part b:





Part c:

F:/Madar_CA/CA4/SR_Latch_q1_tb.sv (/tbq1) - Default

```
Ln#
 1  `timescale 1ns/1ns
 2  module tbq1();
 3      logic S=0,R=1;
 4      wire Q, QB;
 5      wire QQ, QQB;
 6      SRL_q1_2inp u(S, R, Q, QB);
 7      SRL_q1_3inp ut(S, R, S, R, QQ, QQB);
 8
 9      initial begin
10          #100 S = 0; R = 0;
11          #100 S = 1; R = 1;
12
13          #100 S = 1; R = 0;
14          #100 S = 1; R = 1;
15          #100 S = 0; R = 0;
16          #100 S = 1; R = 1;
17          #100 S = 0; R = 1;
18          #100 $stop;
19      end
20
21  endmodule
22
```



When S & R are simultaneously active, the loss of memory occurs. And because they are active low, when S & R are 0, that memory loss happens. When we change 00 to 11 we can see that because there are 2 ways to calculate the Q & Q complement and because of these things we see waveform changes quickly (somehow glitch occurs).

Q2:

Part a:

```
Ln#
1  `timescale 1ns/1ns
2  module Q2_edge(input D, clk, output Q, Qb);
3      wire G1_out, G2_out, G3_out, G4_out;
4      SRL_q1_2inp G1_G2(G4_out, clk, G1_out, G2_out);
5      SRL_q1_3inp G3_G4(G2_out, D, clk, D, G3_out, G4_out);
6      SRL_q1_2inp G5_G6(G2_out, G3_out, Q, Qb);
7  endmodule
```

F:/Madar_CA/CA4/Q2_egde_tb.sv (/tbq2) - Default

```
Ln#
1   `timescale 1ns/1ns
2   module tbq2();
3       logic D = 0, clk = 0;
4       wire Q, Qb;
5       Q2_edge DFF(D, clk, Q, Qb);
6       always #100 clk = ~clk;
7       initial begin
8           repeat (15) #120 D = $random;
9           #100 $stop;
10      end
11  endmodule
12
```


Msgs
/tbq2/clk
/tbq2/D
/tbq2/Q
/tbq2/Qb
1
1
St0
St1
Now
1900 ns
Cursor 1
300 ns
200 ns
300 ns
400 ns
600 ns
800 ns
1000 ns
1200 ns
1400 ns
1600 ns
1800 ns


Msgs
/tbq2/clk
/tbq2/D
/tbq2/Q
/tbq2/Qb
1
1
St1
St1
Now
1900 ns
Cursor 1
316 ns
100 ns
200 ns
300 ns
316 ns
400 ns
500 ns
600 ns
700 ns
800 ns
900 ns
1000 ns



At the positive edge of the clock, the output will get the value of D input.

(1 to 0) :

Q = 28

Qbar = 20

(0 to 1):

Q = 16

Qbar = 24

Part c:

Setup time is 13ns 😐

```
Ln#
 1  `timescale 1ns/1ns
 2  module tbq2_c_d();
 3      logic D = 0, clk = 0;
 4      wire Q, Qb;
 5      Q2_edge DFF (D, clk, Q, Qb);
 6      always #100 clk = ~clk;
 7      initial begin
 8          #50 D = 1;
 9          #238 D = 0;
10          #300 $stop;
11      end
12  endmodule
```



Part d:

Hold time is 1ns 😐

```
1   `timescale 1ns/1ns
2   module tbq2_c_d();
3       logic D = 0, clk = 0;
4       wire Q, Qb;
5       Q2_edge DFF (D, clk, Q, Qb);
6       always #100 clk = ~clk;
7       initial begin
8           #50 D = 0;
9           #200 D = 1;
10          #50 D = 0;
11          #300 $stop;
12      end
13  endmodule
```



Question 3:



Part e:

```
Ln#
 1  module Q3_pre_clr(input D, clk, pre, clr, output Q, Qb);
 2      wire G1_out, G2_out, G3_out, G4_out;
 3      SRL_q1_3inp G1_G2(G4_out, clk, pre, clr, G1_out, G2_out);
 4      SRL_q1_3inp G3_G4(clk, D, G2_out, clr, G3_out, G4_out);
 5      SRL_q1_3inp G5_G6(pre, G3_out, G2_out, clr, Q, Qb);
 6  endmodule
```

Part f:



When D changes from 0 to 1: delay(Q) = 24ns and delay(Qb) = 36ns

When D changes from 1 to 0: delay(Q) = 36ns and delay(Qb) = 24ns

When Pre is active: delay(Q) = 12ns and delay(Qb) = 48ns

When CLR is active: delay(Q) = 24ns and delay(Qb) = 12ns

Part g:

the output retains what it was (nothing happens), because PRE and CLR are asynchronous and they are independent from clock. When we clock, if one of PRE or CLR is active, it doesn’t pay attention to clock and the output changes to PRE(Q = 1) or CLR(Q = 0).

Part h:

PRE → Q = 1

CLR → Q = 0

PRE and CLR → Q = Qb = 1 → memory loss occurs.