



Week 10


# Performance Analysis



1. LayerNorm, Softmax, ReLU, Dropout are negligible
2. MatMul performance does not scale with the number of lanes (low FPU utilization)


# Performance Analysis (MatMul)

- Short vector length:
  - Self-Attention:  $64 \times 768 \times 64$  ( $D1 \times D2 \times D3$ ), vectorize  $D3$ ,  $vl=64$
  - For each lane, 64-bit databus
    - 4-lanes: 8 data
    - 8-lanes: 4 data
    - 16-lanes: 2 data
- Non-consecutive vector instructions



# Solution 1

- Manually extend the vector length by merging MAC instructions



- Can only mitigate the problem
  - 16\_lanes: 16 data, but 32\_lanes: 8 data
  - max\_vl=1024 (LMUL=8)

Target performance: 256 GFLOPS  
92% utilization  $\rightarrow$  nr\_lanes > 64

## Solution 2

- Reduce the gap between adjacent vector instructions
- Scalar operand is embedded in the instruction, Ariane needs time to load.

## Solution 3


$$(a_{00} * b\_vec0) + (a_{01} * b\_vec1) + (a_{02} * b\_vec2) + \dots + (a_{0n} * b\_vec\_n) = C\_row\_0$$

$$(a_{10} * b\_vec0) + (a_{11} * b\_vec1) + (a_{12} * b\_vec2) + \dots + (a_{1n} * b\_vec\_n) = C\_row\_1$$

...

$$(a_{n0} * b\_vec0) + (a_{n1} * b\_vec1) + (a_{n2} * b\_vec2) + \dots + (a_{nn} * b\_vec\_n) = C\_row\_n$$

- Broadcast  $b\_vec$  to all lanes, such that each lane can get 64 elements



## New instructions:

1. vlbe: vlsu loads a vector from L2 cache, and sends it to every lane (to avoid critical paths, we can use a hierarchical 2D mesh)
2. vfsmaecc.vf: A (a00, a10) is also a vector, but in each lane, it is still a vector-float operation
3. vspse: results are not shuffled in VRF, need a special store instruction

## Hardware modification:

1. New registers in each lane to temporarily store intermediate result (vd)
  - a. Store a complete vector, up to LMUL=8
  - b. 4kB, 1 cycle latency
  - c. Simply extend VRF
2. A new datapath from L2 cache (VLSU) to lanes
3. Change the control logic of vmfpu
  - a. vfmacc:  $c = c + (a * b)$
  - b. a: from VRF, but use only one element at a time
  - c. b: from L2 cache
  - d. c: from the new registers