
Week 8


Transformer Performance



MatMul Benchmark

Input dimension	rvv-intrinsic (32-float)	assembly (64-double)
(64x64) * (64x64)	3.6 FLOP/cycle, 44.98% utilization	5.65 FLOP/cycle, 70.7% utilization
(128x128) * (128x128)	4.96 FLOP/cycle, 62.0% utilization	6.66 FLOP/cycle, 83.21% utilization

RVV-Intrinsic vs Assembly



(a00 * b vec0) + (a01 * b vec1) + (a02 * b vec2) + ... + (a0n * b vec n) = C row 0(a10 * b vec0) + (a11 * b vec1) + (a12 * b vec2) + ... + (a1n * b vec n) = C row 1(an0 * b_vec0) + (an1 * b_vec1) + (an2 * b_vec2) + ... + (ann * b_vec_n) = C_row_n

Problem: data dependent all the time


Optimized MatMul

- Use four destination vector registers (partial_sum_i)
- Performance: (fp32, 64x64)
 - 5.97 FLOP/Cycle (5.65)
 - 74.58% utilization (70.7%)

```
oid matmul(float *mat a, float *mat b, float *o, int dim1, int dim2, int dim3, int transposed) {
 size_t vlmax = vsetvlmax_e32m1();
 vfloat32m1_t partial_sum_1, partial_sum_2, partial_sum_3, partial_sum_4;
 for (int i = 0; i < dim1; i = i + 4) {
   for (int j = 0: j < dim3:) {
     int vl = vlmax;
     if (j + vlmax > dim3) vl = vsetvl_e32m1(dim3 - j);
     partial sum 1 = vfmv_v f_f32m1(0, vl);
     partial_sum_2 = vfmv_v_f_f32m1(0, vl);
     partial sum 3 = vfmv v f f32m1(0, vl):
    partial sum 4 = vfmv v f f32m1(0, vl);
     for (int k = 0; k < dim2; k++) {
       vfloat32m1 t b_vec = vle32 v_f32m1(&mat_b[k * dim3 + j], vl);
      partial_sum_1 = vfmacc_vf_f32m1(partial_sum_1, mat_a[i * dim2 + k], b_vec, vl);
      partial_sum_2 = vfmacc_vf_f32m1(partial_sum_2, mat_a[(i + 1) * dim2 + k], b_vec, vl);
       partial_sum_3 = vfmacc_vf_f32m1(partial_sum_3, mat_a[(i + 2) * dim2 + k], b_vec, vl);
       partial_sum_4 = vfmacc_vf_f32m1(partial_sum_4, mat_a[(i + 3) * dim2 + k], b_vec, vl);
     if (transposed == 0) {
       vse32_v_f32m1(&o[i * dim3 + j], partial_sum_1, vl);
       vse32 v f32m1(&o[(i + 1) * dim3 + j], partial_sum_2, vl);
       vse32_v_f32m1(&o[(i + 2) * dim3 + j], partial_sum_3, vl);
       vse32_v_f32m1(\&o[(i + 3) * dim3 + j], partial_sum_4, vl);
     } else {
       vsse32_v_f32m1(&o[j * dim1 + i], dim1 * 4, partial_sum_1, vl);
       vsse32_v_f32m1(&o[j * dim1 + i + 1], dim1 * 4, partial_sum_2, vl);
       vsse32_v_f32m1(&o[j * dim1 + i + 2], dim1 * 4, partial_sum_3, vl);
       vsse32_v_f32m1(&o[j * dim1 + i + 3], dim1 * 4, partial_sum_4, vl);
     i += vl:
```

Stream Semantic Register (SSR)

- For non-superscalar cpu, at least one cycle for ld/st instruction
 - Implicite load/store instructions:
 - memory access → registers access
- Modification to the core
 - Intercept access to register file
 - If ssr enabled, and vd is ssr
 - Additional CSR
- Performance
 - single-core : 2x ~ 3.7x speed-up



FPU Sequence Buffer (frep)

Repeat the FPU instructions

```
stagger mask: stagger reg?
[rd|rs1|rs2|rs3]

frep.pat rs1, ins, cnt, mask

stagger count: number of register staggers befor wrapping
reg: holding number of iterations
outer: repeat group of ins.
```

```
+ frep: 2 flop/cycle
                                       Trace:
 setup_ssrs_dotp();
                                       Integer Core:
                                                    FP SS:
 ssr_enable();
 register double A asm("ft0");
                                       li
 register double B asm("ft1");
                                       SW
 frep.outer n, 1, 0, 0
                                       addi
 sum += A * B;
                                       SW
                                       SW
 ssr_disable();
             a5, SSR CFG
                                                    csrsi
             t1, 8
                                                    fcvt.d.w
             t1, STEP0(a5)
                                       frep.out
              t1, STEP1(a5)
                                       ret
                                                    fmadd.d
 addi
              t1, a0, -1
                                       int ins
                                                     fmadd.d
              t1, BOUNDO(a5)
                                                     fmadd.d
                                       int ins
              t1, BOUND1(a5)
                                                    fmadd.d
                                       int ins
             a1, BOUNDO(a5)
                                       int ins
                                                    fmadd.d
              a2, BOUND1(a5)
             ssrcfg, 1
 csrsi
 fcvt.d.w
             fa0, zero
                                       Pseudo Dual Issue
 frep.outer a0, 1, 0, 0
                                       Integer core continues
                                       execution of floating-point 1 tot ins.
 fmadd.d
             fa0, ft0, ft1, fa0
                                       independent code.
             ssrcfg, 1
 csrci
 ret
                                       (f)
```

Possible Hardware Improvements to Ara

- Hierarchical 2D Architecture (enhance scalability)
- SSR & FREP
- Apply sparse data format
- ...