


Week 15

# Progress

- Finished all RTL design
- Verification (riscv\_tests, new instruction test, new MatMul with unit REUSE\_SIZE)
- The case of REUSE\_SIZE = 4 still has some bugs
  - Some values are incorrect
  - Utilization = 98% (64x768x64, 4 lanes)
  - Old MatMul: 64%


# Broadcast Ring

- Lane 0
  - $\text{data\_in}[0] = \text{bc\_data}$
- Others
  - $\text{data\_in}[i] = \text{data\_out}[i-1]$
  - $\text{data\_out}[i] = \text{reg}(\text{data\_in}[i])$
- This structure requires each lane to be able to process data immediately
- When the lane is not ready, it will miss data



# Broadcast Ring

- Also add a ready signal
- $\&\text{ready}[] = 0 \rightarrow \text{stall}$



# Some Questions

- Hazard
  - If REUSE\_SIZE = 4, vd = v8
  - Add v8, v9, v10, v11 to the hazard table in ara\_sequencer
  - What else?
- AXI address misaligned in addrgen
- RTL lint