



Week 11

BERT-base vs BERT-large

- d_{model} : 768 \rightarrow 1024
- # heads: 12 \rightarrow 16
- $d_k = d_{\text{model}} / \text{\# heads}$: 64 \rightarrow 64 (self attention parameter size)
- $d_{\text{ff}} = 4 * d_{\text{model}}$: 3072 \rightarrow 4096 (feed forward parameter size)



Kernel Group I (U: utilization, P: SP-FLOP/Cycle, T: execution cycle)

- ReLU, Dropout
- Vectorize columns with unit ld/st
- Input x: $n \times d_{ff}$
 - Doubling Nr_Lanes:
 - U constant, P doubled, T halved
 - Max vl also doubled, d_{ff} is large enough, we can always use max vl.
 - Increasing d_{ff} :
 - U, P constant, T linearly increased
 - Doubling n:
 - U, P constant, T doubled
 - n is not the vector




Kernel Group II

- LayerNorm, Softmax
- Vectorize rows using strid Id/st (stride size = column size)
- Input x: $n \times d_k$ (Softmax), $n \times d_{\text{model}}$ (LayerNorm)
 - Doubling Nr_Lanes:
 - U halved, P, T constant
 - $vl = n = 64$
 - Increasing d_{model} :
 - U, P constant, T linearly increased
 - Doubling n:
 - U, P slightly increased, T almost doubled
 - vl doubled, we should expect doubled P, U, constant T
 - reason: strided load performs poorly, still memory bounded



Kernel Group III

- MatMul
- Feed forward layer ($n \times d_{\text{model}} \times d_{\text{ff}}$, $n \times d_{\text{ff}} \times d_{\text{model}}$)
 - d_{ff} and d_{model} large enough
 - Utilization > 90% (4/8/16 lanes)
- Self attention ($n \times d_{\text{model}} \times d_k$)
 - Doubling Nr_lanes :
 - P, T constant, U halved
 - Increasing d_{model} :
 - P, U decreased



$2 \cdot \text{VLEN} / \text{Nr_Banks} / 64$


svr 0, 1

$32 \cdot \text{VLEN} / \text{Nr_Lanes} / \text{Nr_Banks} / 64$

VRF

64-bit

MatMul



MatMul







v broad load b

b_vec_0


b_vec_0

b_vec_0


b_vec_0



MatMul



MatMul







v broad load b

b_vec_1


b_vec_1

b_vec_1

b_vec_1







MatMul




store svr0 results in ara0

$\text{svr0} * 4$



MatMul



store svr0 results in ara0

meanwhile start the next
iteration with svr1

