Aegis is rather simple; implementation of base technicals; MACD, BB, RSI to create signals ("Signals" are simply the conventional 'breakouts' or 'bullish' intervals of all TIs, aggregated). Clean signals are passed through VMD decomposition to strip microstructure noise, then fed into Gemma 4 31B (no specialised fine-tuning) to estimate profitability, OHLVC is aggregated and simplified to variables through a scoring system [high - probability of profit (POP): 0.5<, Low - POP: 0-0.5, max: 1), the estimate is continously refined via a bayesian updater, execution is routed through Alpaca API and only proceeds if P(Profit) > 60% and net yield clears transaction costs.
flowchart TD
A[(NASDAQ\nTick Feed)]
A --> B[OHLCV Aggregation\nOrder Book Depth]
B --> C[Technical Indicators\nRSI · MACD · BB]
C --> D[VMD De-noising\nSignal / Noise Separation]
D --> E{Volatility > 3σ ?}
E -- Yes --> HOLD
E -- No --> F[BiGRU\nProfitability Prediction]
F --> G[Bayesian Updater\nPosterior ∝ Likelihood × Prior]
G --> H{P Profit > 60% ?}
H -- No --> HOLD
H -- Yes --> I{Net Yield\nAfter Costs > 0 ?}
I -- No --> HOLD([Hold / No Edge])
I -- Yes --> J([Execute\nLimit / Market Order])
[STATUS: NON-VIABLE]
Raw tick data is decomposed via VMD minimisation to isolate tradeable signal components from market microstructure noise:
Extracts discrete sub-signals
Post-BiGRU, the system applies standard Bayesian inference over a rolling state:
Each inference cycle maps the prior
Two hard gates govern execution eligibility:
| Gate | Condition | Description |
|---|---|---|
| Volatility Filter | Suspends execution during fat-tail regimes; no edge assumed beyond 3 standard deviations | |
| Execution Gate | Bayesian posterior |
Primary bottleneck: Pronounced performance decay during structural regime shifts, Bayesian prior state exhibits adaptability drag under non-stationary volatility, causing posterior miscalibration. Regime change analysis ongoing.
-
Cont, R. & Larrard, A. — Dynamics of Order Positions and Related Queues in a Limit Order Book https://www.researchgate.net/publication/277023747_Dynamics_of_Order_Positions_and_Related_Queues_in_a_Limit_Order_Book
-
Adams, R. P. & MacKay, D. J. C. — Bayesian Online Changepoint Detection https://arxiv.org/abs/0710.3742
-
Cho, K. et al. — Learning Phrase Representations using RNN Encoder–Decoder for Statistical Machine Translation https://arxiv.org/abs/1406.1078
-
Linux Kernel Documentation — AF_XDP https://docs.kernel.org/networking/af_xdp.html
-
DPDK — Poll Mode Driver (v24.03) https://doc.dpdk.org/guides-24.03/prog_guide/poll_mode_drv.html
-
DPDK — OPDL Event Device (v24.07) https://doc.dpdk.org/guides-24.07/eventdevs/opdl.html
-
DPDK — ENA NIC Driver (v25.03) https://doc.dpdk.org/guides-25.03/nics/ena.html
-
DPDK — ICE NIC Driver (v25.11) https://doc.dpdk.org/guides-25.11/nics/ice.html
-
DPDK Power Docs — ENA NIC https://dpdk-power-docs.readthedocs.io/en/latest/nics/ena.html
-
NVIDIA — TensorRT Developer Guide https://docs.nvidia.com/deeplearning/tensorrt/developer-guide/
-
AMD/Solarflare — Enterprise Onload User Guide (SF-104474-CD-34) https://www.amd.com/content/dam/amd/en/support/downloads/solarflare/onload/enterprise-onload/SF-104474-CD-34_Onload_User_Guide.pdf
-
Lahmiri, S. — A Variational Mode Decomposition Approach for Analysis and Forecasting of Economic and Financial Time Series https://www.researchgate.net/publication/295394724_A_Variational_Mode_Decompoisition_Approach_for_Analysis_and_Forecasting_of_Economic_and_Financial_Time_Series
-
Zhang, Z., Zohren, S. & Roberts, S. — DeepLOB: Deep Convolutional Neural Networks for Limit Order Books https://ieeexplore.ieee.org/document/8673598
-
Jin, M. et al. — Time-LLM: Time Series Forecasting by Reprogramming Large Language Models https://arxiv.org/abs/2310.07820
-
Lopez de Prado, M. — Advances in Financial Machine Learning https://www.wiley.com/en-us/Advances+in+Financial+Machine+Learning-p-9781119482086
-
Fowler, M. — The LMAX Architecture https://martinfowler.com/articles/lmax.html
-
Drepper, U. — What Every Programmer Should Know About Memory https://people.freebsd.org/~lstewart/articles/cpumemory.pdf
-
Belay, A. et al. — IX: A Protected Dataplane Operating System for High Throughput and Low Latency https://www.usenix.org/system/files/conference/osdi14/osdi14-paper-belay.pdf