/cpu/clk					
/cpu/reset					
/cpu/rs_out					
/cpu/rt_out					0000001
/cpu/pc_out	0000000				00000001
/cpu/overflow					
				-	
0	ns	2	ns	4	ns

/cpu/clk					
/cpu/rs_out	00000000			00000001	
/cpu/rt_out	0000001				
/cpu/pc_out	0000001	00000002		00000003	
/cpu/zero					
	_		_		
	6	ns	8	ns	10 n

/cpu/clk			r		
/cpu/reset					
/cpu/rs_out	0000001		0000003		0000000
/cpu/rt_out	0000000		0000002	-	00000000
/cpu/pc_out	0000004		0000005	-	0000006
/cpu/overflow					
/cpu/zero					
		12	ns	1	4 ns

/cpu/clk					
/cpu/rs_out	00000000	0000001	•		
/cpu/rt_out	00000000	00000002		00000003	
/cpu/pc_out	0000006	00000003		0000004	
/cpu/overflow					
/cpu/zero					
	16	ns	18	ns	20 n:

/cpu/clk					
/cpu/reset					
/cpu/rs_out	0000003	-	0000001		
/cpu/rt_out	0000003		0000001		0000003
/cpu/pc_out	00000005		0000007		0000008
/cpu/overflow					
		22	ns	24	ns

/cpu/reset 60000001 00000000   /cpu/rs_out 00000003 00000000   /cpu/pc_out 00000008 00000009   /cpu/overflow 60000000 00000000   /cpu/zero 60000000 00000000	
/cpu/rt_out	
/cpu/pc_out 00000008 00000009 0000000A /cpu/overflow	
/cpu/overflow	
/cpu/zero	
26 ns 28 ns	